JPH0410992B2 - - Google Patents

Info

Publication number
JPH0410992B2
JPH0410992B2 JP59102308A JP10230884A JPH0410992B2 JP H0410992 B2 JPH0410992 B2 JP H0410992B2 JP 59102308 A JP59102308 A JP 59102308A JP 10230884 A JP10230884 A JP 10230884A JP H0410992 B2 JPH0410992 B2 JP H0410992B2
Authority
JP
Japan
Prior art keywords
circuit
memory circuit
signal
main memory
radar video
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59102308A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60244880A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP59102308A priority Critical patent/JPS60244880A/ja
Publication of JPS60244880A publication Critical patent/JPS60244880A/ja
Publication of JPH0410992B2 publication Critical patent/JPH0410992B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
    • G01S7/28—Details of pulse systems
    • G01S7/2806—Employing storage or delay devices which preserve the pulse form of the echo signal, e.g. for comparing and combining echoes received during different periods

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Radar Systems Or Details Thereof (AREA)
JP59102308A 1984-05-21 1984-05-21 レ−ダビデオ信号の記憶装置 Granted JPS60244880A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59102308A JPS60244880A (ja) 1984-05-21 1984-05-21 レ−ダビデオ信号の記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59102308A JPS60244880A (ja) 1984-05-21 1984-05-21 レ−ダビデオ信号の記憶装置

Publications (2)

Publication Number Publication Date
JPS60244880A JPS60244880A (ja) 1985-12-04
JPH0410992B2 true JPH0410992B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-02-27

Family

ID=14323973

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59102308A Granted JPS60244880A (ja) 1984-05-21 1984-05-21 レ−ダビデオ信号の記憶装置

Country Status (1)

Country Link
JP (1) JPS60244880A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62147380A (ja) * 1985-12-20 1987-07-01 Tokyo Keiki Co Ltd デジタルレ−ダシステムのメモリ制御装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5039887A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1973-08-11 1975-04-12
JPS55122178U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1979-02-23 1980-08-30
JPS5957180A (ja) * 1982-09-27 1984-04-02 Koden Electronics Co Ltd リタイミング表示レ−ダ装置

Also Published As

Publication number Publication date
JPS60244880A (ja) 1985-12-04

Similar Documents

Publication Publication Date Title
US5398211A (en) Structure and method for providing prioritized arbitration in a dual port memory
US4493036A (en) Priority resolver having dynamically adjustable priority levels
KR100288177B1 (ko) 메모리 액세스 제어 회로
US7069406B2 (en) Double data rate synchronous SRAM with 100% bus utilization
KR920003270B1 (ko) 캐쉬 메모리를 사용한 블록 액세스 장치
JPH0410992B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0454317B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH10307787A (ja) バッファメモリ装置
JPS633392B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
SU1517035A1 (ru) Процессор дл мультипроцессорной системы
JPS59195728A (ja) デ−タ処理装置
JPH0450625B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
RU1817134C (ru) Устройство разрешени конфликтной ситуаций в двухпортовом запоминающем устройстве
JP2637319B2 (ja) 直接メモリアクセス回路
EP1156421A2 (en) CPU system with high-speed peripheral LSI circuit
SU1520530A1 (ru) Устройство дл сопр жени ЭВМ с каналом св зи
JPH0430052B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5812185A (ja) 半導体記憶装置
SU1388951A1 (ru) Буферное запоминающее устройство
KR100233100B1 (ko) 시분할 액서스방식을 채용한 다중 프로세서의 데이타 통신장치
SU1481854A1 (ru) Динамическое запоминающее устройство
KR200296602Y1 (ko) 교환기의디바이스보드와디비이스제어보드간억세스충돌방지장치
SU1714684A1 (ru) Буферное запоминающее устройство
SU1387042A1 (ru) Буферное запоминающее устройство
SU1462336A1 (ru) Устройство дл сопр жени ЭВМ с общей магистралью