JPH0364889B2 - - Google Patents

Info

Publication number
JPH0364889B2
JPH0364889B2 JP57089414A JP8941482A JPH0364889B2 JP H0364889 B2 JPH0364889 B2 JP H0364889B2 JP 57089414 A JP57089414 A JP 57089414A JP 8941482 A JP8941482 A JP 8941482A JP H0364889 B2 JPH0364889 B2 JP H0364889B2
Authority
JP
Japan
Prior art keywords
central processing
processing unit
input
machine number
common bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57089414A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58205268A (ja
Inventor
Takeshi Nakatani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57089414A priority Critical patent/JPS58205268A/ja
Publication of JPS58205268A publication Critical patent/JPS58205268A/ja
Publication of JPH0364889B2 publication Critical patent/JPH0364889B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
  • Memory System (AREA)
  • Debugging And Monitoring (AREA)
JP57089414A 1982-05-26 1982-05-26 アドレス比較制御方式 Granted JPS58205268A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57089414A JPS58205268A (ja) 1982-05-26 1982-05-26 アドレス比較制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57089414A JPS58205268A (ja) 1982-05-26 1982-05-26 アドレス比較制御方式

Publications (2)

Publication Number Publication Date
JPS58205268A JPS58205268A (ja) 1983-11-30
JPH0364889B2 true JPH0364889B2 (cg-RX-API-DMAC7.html) 1991-10-08

Family

ID=13969984

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57089414A Granted JPS58205268A (ja) 1982-05-26 1982-05-26 アドレス比較制御方式

Country Status (1)

Country Link
JP (1) JPS58205268A (cg-RX-API-DMAC7.html)

Also Published As

Publication number Publication date
JPS58205268A (ja) 1983-11-30

Similar Documents

Publication Publication Date Title
JPH04246745A (ja) 情報処理装置及びその方法
EP0182044A2 (en) Initialization apparatus for a data processing system with a plurality of input/output and storage controller connected to a common bus.
JP2774862B2 (ja) Ｄｍａ制御装置および情報処理装置
US4729091A (en) Directing storage requests prior to address comparator initialization with a reference address range
US5524211A (en) System for employing select, pause, and identification registers to control communication among plural processors
US7254667B2 (en) Data transfer between an external data source and a memory associated with a data processor
JPS634209B2 (cg-RX-API-DMAC7.html)
JPH0364889B2 (cg-RX-API-DMAC7.html)
JPH0962610A (ja) Ｄｍａコントローラ
JP2632859B2 (ja) メモリアクセス制御回路
JP2594567B2 (ja) メモリアクセス制御装置
JP3595131B2 (ja) プラント制御システム
JPS603049A (ja) バスインタ−フエ−ス装置
KR0171772B1 (ko) 입출력 디바이스보드의 식별방법
JP3036809B2 (ja) マイクロコンピュータにおけるバッファ管理方式
JPS63158660A (ja) マルチプロセツサバス制御方式
JPS6037062A (ja) メモリ読出し方法
JPH01233651A (ja) 通信制御方式
JPH01315858A (ja) データ転送制御方法及び装置
JPS61269545A (ja) 計算機システム
JPH04298B2 (cg-RX-API-DMAC7.html)
JPS62262159A (ja) 電子計算機
JPS6215644A (ja) キヤツシユメモリ制御回路
JPS6356573B2 (cg-RX-API-DMAC7.html)
JPS60178572A (ja) マルチプロセツサ装置