JPH04298B2 - - Google Patents

Info

Publication number
JPH04298B2
JPH04298B2 JP60253015A JP25301585A JPH04298B2 JP H04298 B2 JPH04298 B2 JP H04298B2 JP 60253015 A JP60253015 A JP 60253015A JP 25301585 A JP25301585 A JP 25301585A JP H04298 B2 JPH04298 B2 JP H04298B2
Authority
JP
Japan
Prior art keywords
coprocessor
display
data
main processor
video buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60253015A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61198331A (ja
Inventor
Aren Batsukurando Patoritsuku
Uiriamu Aauin Jon
Aauin Riidaa Jatsuku
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS61198331A publication Critical patent/JPS61198331A/ja
Publication of JPH04298B2 publication Critical patent/JPH04298B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/22—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of characters or indicia using display control signals derived from coded signals representing the characters or indicia, e.g. with a character-code memory
    • G09G5/222—Control of the character-code memory
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2360/00—Aspects of the architecture of display systems
    • G09G2360/04—Display device controller operating with a plurality of display units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Digital Computer Display Output (AREA)
  • Controls And Circuits For Display Device (AREA)
JP25301585A 1985-02-28 1985-11-13 表示デ−タ転送制御方法 Granted JPS61198331A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US70680385A 1985-02-28 1985-02-28
US706803 1996-09-03

Publications (2)

Publication Number Publication Date
JPS61198331A JPS61198331A (ja) 1986-09-02
JPH04298B2 true JPH04298B2 (cg-RX-API-DMAC7.html) 1992-01-07

Family

ID=24839105

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25301585A Granted JPS61198331A (ja) 1985-02-28 1985-11-13 表示デ−タ転送制御方法

Country Status (5)

Country Link
EP (1) EP0196400B1 (cg-RX-API-DMAC7.html)
JP (1) JPS61198331A (cg-RX-API-DMAC7.html)
BR (1) BR8600666A (cg-RX-API-DMAC7.html)
CA (1) CA1245772A (cg-RX-API-DMAC7.html)
DE (1) DE3688655T2 (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148516A (en) * 1988-08-30 1992-09-15 Hewlett-Packard Company Efficient computer terminal system utilizing a single slave processor
US5305436A (en) * 1990-04-02 1994-04-19 Hewlett-Packard Company Hose bus video interface in personal computers

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4117469A (en) * 1976-12-20 1978-09-26 Levine Michael R Computer assisted display processor having memory sharing by the computer and the processor
US4119953A (en) * 1977-01-24 1978-10-10 Mohawk Data Sciences Corp. Timesharing programmable display system
JPS55103634A (en) * 1979-02-01 1980-08-08 Toshiba Corp Display unit
FR2490372A1 (fr) * 1980-09-15 1982-03-19 Assigraph Sa Concentrateur multiplexeur intelligent pour postes de travail graphique
JPS57117044A (en) * 1981-01-02 1982-07-21 Gaabaa Shisutemusu Tekunorojii Data controller for interactive graphic system
JPS6116642U (ja) * 1984-06-30 1986-01-30 外伸 篠田 コンピユ−タ−・システム

Also Published As

Publication number Publication date
DE3688655D1 (de) 1993-08-12
EP0196400A2 (en) 1986-10-08
BR8600666A (pt) 1986-11-04
JPS61198331A (ja) 1986-09-02
CA1245772A (en) 1988-11-29
DE3688655T2 (de) 1994-01-20
EP0196400A3 (en) 1990-09-05
EP0196400B1 (en) 1993-07-07

Similar Documents

Publication Publication Date Title
US4757441A (en) Logical arrangement for controlling use of different system displays by main proessor and coprocessor
US4833596A (en) Logical arrangement for controlling use of different system displays by main processor and co-processor
US4935868A (en) Multiple port bus interface controller with slave bus
US8151275B2 (en) Accessing copy information of MMIO register by guest OS in both active and inactive state of a designated logical processor corresponding to the guest OS
JP3431626B2 (ja) データ処理装置
AU595224B2 (en) Improved virtual memory computer system
JP3136257B2 (ja) コンピュータメモリインタフェース装置
JP4226085B2 (ja) マイクロプロセッサ及びマルチプロセッサシステム
JPH0666821B2 (ja) デ−タ通信コントロ−ラ
JPH02267634A (ja) 割込み処理装置
JPH0260012B2 (cg-RX-API-DMAC7.html)
US6253304B1 (en) Collation of interrupt control devices
JPH0782479B2 (ja) エラ−検出、分離および回復装置
JP2695017B2 (ja) データ転送方式
US5161219A (en) Computer system with input/output cache
EP0619899B1 (en) Software control of hardware interruptions
JP2000207247A (ja) コンピュ―タシステムおよびこのコンピュ―タシステムを動作させる方法
EP0139254A2 (en) Apparatus and method for direct memory to peripheral and peripheral to memory data transfer
GB2258069A (en) High speed computer graphics bus
JPH04298B2 (cg-RX-API-DMAC7.html)
US4814977A (en) Apparatus and method for direct memory to peripheral and peripheral to memory data transfers
JPS63310060A (ja) マルチプロセツサシステム
JP3525771B2 (ja) バス・スヌープ制御回路
JPH0320834A (ja) 情報処理装置の初期診断方法
JP2514334B2 (ja) 制御装置