JPH0358537B2 - - Google Patents
Info
- Publication number
- JPH0358537B2 JPH0358537B2 JP60209086A JP20908685A JPH0358537B2 JP H0358537 B2 JPH0358537 B2 JP H0358537B2 JP 60209086 A JP60209086 A JP 60209086A JP 20908685 A JP20908685 A JP 20908685A JP H0358537 B2 JPH0358537 B2 JP H0358537B2
- Authority
- JP
- Japan
- Prior art keywords
- flip chip
- tape carrier
- carrier film
- bump
- circuit board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60209086A JPS6267829A (ja) | 1985-09-20 | 1985-09-20 | フリップチップの実装構造 |
| US07/233,843 US4949224A (en) | 1985-09-20 | 1988-08-16 | Structure for mounting a semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60209086A JPS6267829A (ja) | 1985-09-20 | 1985-09-20 | フリップチップの実装構造 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6267829A JPS6267829A (ja) | 1987-03-27 |
| JPH0358537B2 true JPH0358537B2 (OSRAM) | 1991-09-05 |
Family
ID=16567039
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60209086A Granted JPS6267829A (ja) | 1985-09-20 | 1985-09-20 | フリップチップの実装構造 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6267829A (OSRAM) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0682707B2 (ja) * | 1988-10-21 | 1994-10-19 | 日本電気株式会社 | 半導体装置 |
| JPH08510358A (ja) * | 1993-04-14 | 1996-10-29 | アムコール・エレクトロニクス・インク | 集積回路チップと基板との相互接続 |
| JPH0722470A (ja) * | 1993-06-18 | 1995-01-24 | Minnesota Mining & Mfg Co <3M> | バンプ付きtabテープ及びそれを用いた接合方法 |
| US5795818A (en) * | 1996-12-06 | 1998-08-18 | Amkor Technology, Inc. | Integrated circuit chip to substrate interconnection and method |
| JP3551114B2 (ja) | 2000-02-25 | 2004-08-04 | 日本電気株式会社 | 半導体装置の実装構造およびその方法 |
-
1985
- 1985-09-20 JP JP60209086A patent/JPS6267829A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6267829A (ja) | 1987-03-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4949224A (en) | Structure for mounting a semiconductor device | |
| JP2664754B2 (ja) | 高密度電子パッケージ及びその製造方法 | |
| US6080931A (en) | Semiconductor package | |
| US5483024A (en) | High density semiconductor package | |
| JPH10242210A (ja) | 集積回路装置の実装構造およびその製造方法 | |
| JPH06103729B2 (ja) | カプセル封止した半導体パツケージ | |
| KR950030321A (ko) | 반도체장치 및 그 제조방법 및 기판 | |
| JPH0777258B2 (ja) | 半導体装置 | |
| US4731700A (en) | Semiconductor connection and crossover apparatus | |
| JP2606603B2 (ja) | 半導体装置及びその製造方法及びその実装検査方法 | |
| US6351389B1 (en) | Device and method for packaging an electronic device | |
| KR19990069438A (ko) | 칩 스택 패키지 | |
| JPH0358537B2 (OSRAM) | ||
| JPH0558657B2 (OSRAM) | ||
| JPH08274214A (ja) | 半導体装置 | |
| JPS60138948A (ja) | 半導体装置用パツケ−ジ | |
| JPS60241228A (ja) | 半導体チツプ | |
| JPS63136642A (ja) | 二層式半導体集積回路 | |
| JP2748771B2 (ja) | フィルムキャリア半導体装置及びその製造方法 | |
| KR20000076967A (ko) | 적층화 칩 반도체 장치 | |
| JPH11204565A (ja) | 半導体装置 | |
| JPS6267828A (ja) | 半導体デバイスの実装構造 | |
| JP2705281B2 (ja) | 半導体装置の実装構造 | |
| JPH07273275A (ja) | 半導体装置 | |
| JP2570889B2 (ja) | Lsi用ケース |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |