JPH035620B2 - - Google Patents
Info
- Publication number
- JPH035620B2 JPH035620B2 JP58081167A JP8116783A JPH035620B2 JP H035620 B2 JPH035620 B2 JP H035620B2 JP 58081167 A JP58081167 A JP 58081167A JP 8116783 A JP8116783 A JP 8116783A JP H035620 B2 JPH035620 B2 JP H035620B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- translation
- register
- conversion
- real
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000006243 chemical reaction Methods 0.000 claims description 52
- 239000000872 buffer Substances 0.000 claims description 38
- 238000001514 detection method Methods 0.000 claims description 11
- 238000000034 method Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 238000006073 displacement reaction Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 239000000284 extract Substances 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58081167A JPS59207082A (ja) | 1983-05-10 | 1983-05-10 | アドレス変換装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58081167A JPS59207082A (ja) | 1983-05-10 | 1983-05-10 | アドレス変換装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59207082A JPS59207082A (ja) | 1984-11-24 |
JPH035620B2 true JPH035620B2 (el) | 1991-01-28 |
Family
ID=13738898
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58081167A Granted JPS59207082A (ja) | 1983-05-10 | 1983-05-10 | アドレス変換装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59207082A (el) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6010382A (ja) * | 1983-06-30 | 1985-01-19 | Toshiba Corp | 中央処理装置 |
US5329629A (en) * | 1989-07-03 | 1994-07-12 | Tandem Computers Incorporated | Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access |
-
1983
- 1983-05-10 JP JP58081167A patent/JPS59207082A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59207082A (ja) | 1984-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4004278A (en) | System for switching multiple virtual spaces | |
JPH0137773B2 (el) | ||
US5226132A (en) | Multiple virtual addressing using/comparing translation pairs of addresses comprising a space address and an origin address (sto) while using space registers as storage devices for a data processing system | |
JP3190700B2 (ja) | アドレス変換装置 | |
JPH035620B2 (el) | ||
JP2771374B2 (ja) | プロセッサのページ越処理方式 | |
JPH0246970B2 (ja) | Memorikakuchohoshiki | |
JPH05189352A (ja) | I/oアドレス変換方式 | |
JP2805786B2 (ja) | 情報処理装置 | |
JP3147355B2 (ja) | アドレス変換装置 | |
JPH0679296B2 (ja) | 多重仮想アドレス空間アクセス方法およびデータ処理装置 | |
JPH0439099B2 (el) | ||
JPS60117351A (ja) | アドレス変換装置 | |
JPH0612270A (ja) | テスト回路 | |
JPH0553916A (ja) | アドレス変換装置 | |
JP2560520B2 (ja) | 先行制御装置 | |
JP3118802B2 (ja) | 分岐ヒストリテーブルを用いたデバッグ回路 | |
JP2818562B2 (ja) | アドレス変換回路 | |
JPH05225063A (ja) | バッファメモリのクリア方式 | |
JPH06332867A (ja) | バス・インタフェース内部バッファ制御方式 | |
JPH01228037A (ja) | アドレス変換装置 | |
JPS5829186A (ja) | 情報処理装置 | |
JPS63189955A (ja) | 仮想計算機システムにおけるデ−タ転送処理方式 | |
JPH0776945B2 (ja) | 情報処理装置 | |
JPS6218065B2 (el) |