JPH0354487B2 - - Google Patents

Info

Publication number
JPH0354487B2
JPH0354487B2 JP57097415A JP9741582A JPH0354487B2 JP H0354487 B2 JPH0354487 B2 JP H0354487B2 JP 57097415 A JP57097415 A JP 57097415A JP 9741582 A JP9741582 A JP 9741582A JP H0354487 B2 JPH0354487 B2 JP H0354487B2
Authority
JP
Japan
Prior art keywords
timing
mark
channel
counter
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57097415A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58215123A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP57097415A priority Critical patent/JPS58215123A/ja
Priority to US06/501,864 priority patent/US4553100A/en
Publication of JPS58215123A publication Critical patent/JPS58215123A/ja
Publication of JPH0354487B2 publication Critical patent/JPH0354487B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31922—Timing generation or clock distribution
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/04—Arrangements for selecting an address in a digital store using a sequential addressing device, e.g. shift register, counter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
    • H03K5/1502—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs programmable

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manipulation Of Pulses (AREA)
  • Dram (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Pulse Circuits (AREA)
JP57097415A 1982-06-07 1982-06-07 多相タイミング発生装置 Granted JPS58215123A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP57097415A JPS58215123A (ja) 1982-06-07 1982-06-07 多相タイミング発生装置
US06/501,864 US4553100A (en) 1982-06-07 1983-06-07 Counter-address memory for multi-channel timing signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57097415A JPS58215123A (ja) 1982-06-07 1982-06-07 多相タイミング発生装置

Publications (2)

Publication Number Publication Date
JPS58215123A JPS58215123A (ja) 1983-12-14
JPH0354487B2 true JPH0354487B2 (de) 1991-08-20

Family

ID=14191838

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57097415A Granted JPS58215123A (ja) 1982-06-07 1982-06-07 多相タイミング発生装置

Country Status (2)

Country Link
US (1) US4553100A (de)
JP (1) JPS58215123A (de)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4855681A (en) * 1987-06-08 1989-08-08 International Business Machines Corporation Timing generator for generating a multiplicty of timing signals having selectable pulse positions
JP2719684B2 (ja) * 1988-05-23 1998-02-25 株式会社アドバンテスト 遅延発生装置
JPH0255975A (ja) * 1988-08-22 1990-02-26 Koden Electron Co Ltd 多数チャネルパルスの位相制御回路
JPH02279015A (ja) * 1989-04-20 1990-11-15 Sanyo Electric Co Ltd 遅延回路
US5028878A (en) * 1989-11-13 1991-07-02 Texas Instruments Incorporated Dual memory timing system for VLSI test systems
JP2731875B2 (ja) * 1991-07-31 1998-03-25 株式会社アドバンテスト 可変遅延回路
US5297106A (en) * 1991-10-01 1994-03-22 Rockwell International Corporation Method and apparatus for controlling integration time on multiplexing staring arrays
US5673275A (en) * 1995-09-12 1997-09-30 Schlumberger Technology, Inc. Accelerated mode tester timing
GB2307051B (en) * 1995-11-06 1999-11-03 Marconi Instruments Ltd An equipment for testing electronic circuitry
WO1999059247A1 (de) 1998-05-11 1999-11-18 Infineon Technologies Ag Zeitgabevorrichtung und zeitgabeverfahren
JP2004511053A (ja) * 2000-10-06 2004-04-08 コーニンクレッカ　フィリップス　エレクトロニクス　エヌ　ヴィ アップスケールされたクロックをメモリに供給し並列波を作る集積回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52149933A (en) * 1976-06-09 1977-12-13 Hitachi Ltd Pulse generator using memory unit

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3508207A (en) * 1966-11-19 1970-04-21 Nippon Electric Co Supervisory method comprising variable delay-time memory for code transmission system
US4122309A (en) * 1977-05-26 1978-10-24 General Datacomm Industries, Inc. Sequence generation by reading from different memories at different times
JPS54110745A (en) * 1978-02-20 1979-08-30 Hitachi Ltd Timing signal generating circuit
JPS54153563A (en) * 1978-05-24 1979-12-03 Nec Corp Logical array circuit
JPS5591234U (de) * 1978-12-20 1980-06-24
FR2450006A1 (fr) * 1979-02-22 1980-09-19 Materiel Telephonique Dispositif generateur sequentiel de signaux numeriques conditionnel et programmable
JPS56160157A (en) * 1980-04-22 1981-12-09 Sony Corp Bit clock reproducing circuit
US4468624A (en) * 1980-07-23 1984-08-28 The United States Of America As Represented By The Secretary Of The Air Force Programmable synchronous digital delay line
US4413350A (en) * 1981-01-12 1983-11-01 General Datacomm Industries, Inc. Programmable clock rate generator
US4415861A (en) * 1981-06-08 1983-11-15 Tektronix, Inc. Programmable pulse generator

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52149933A (en) * 1976-06-09 1977-12-13 Hitachi Ltd Pulse generator using memory unit

Also Published As

Publication number Publication date
JPS58215123A (ja) 1983-12-14
US4553100A (en) 1985-11-12

Similar Documents

Publication Publication Date Title
US4675546A (en) Edge programmable timing signal generator
US4063308A (en) Automatic clock tuning and measuring system for LSI computers
EP0168232B1 (de) Gerät zur Erzeugung digitaler Taktimpulsfunktionen
US5212443A (en) Event sequencer for automatic test equipment
US4809221A (en) Timing signal generator
US7378891B2 (en) Measure-controlled circuit with frequency control
US5406132A (en) Waveform shaper for semiconductor testing devices
US4586181A (en) Test pattern generating apparatus
US6998893B2 (en) Circuit and method for inducing jitter to a signal
US6493829B1 (en) Semiconductor device enable to output a counter value of an internal clock generation in a test mode
US4415861A (en) Programmable pulse generator
JPH0354487B2 (de)
JP2907033B2 (ja) タイミング信号発生装置
US6330197B1 (en) System for linearizing a programmable delay circuit
US7843743B2 (en) Data output circuit for semiconductor memory apparatus
US4789835A (en) Control of signal timing apparatus in automatic test systems using minimal memory
US4737792A (en) Counter-based simulated target generator
JPH0249176A (ja) 自動テスト装置用の遅延線制御方式
US4779221A (en) Timing signal generator
US20040217795A1 (en) Delay adjusting apparatus providing different delay times by producing a plurality of delay control signals
JP2957493B2 (ja) Ｐｗｍパルス発生回路
US4293931A (en) Memory refresh control system
JP2002196049A (ja) Ｉｃ試験装置
JP3119388B2 (ja) Ｉｃ試験装置
AU643512B2 (en) A sequencer for generating binary output signals