JPH0352066B2 - - Google Patents
Info
- Publication number
- JPH0352066B2 JPH0352066B2 JP59198143A JP19814384A JPH0352066B2 JP H0352066 B2 JPH0352066 B2 JP H0352066B2 JP 59198143 A JP59198143 A JP 59198143A JP 19814384 A JP19814384 A JP 19814384A JP H0352066 B2 JPH0352066 B2 JP H0352066B2
- Authority
- JP
- Japan
- Prior art keywords
- mode
- image data
- pixel
- frame memory
- dots
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
- Digital Computer Display Output (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59198143A JPS6175390A (ja) | 1984-09-20 | 1984-09-20 | ビツトマツプデイスプレイ装置のメモリアクセス回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59198143A JPS6175390A (ja) | 1984-09-20 | 1984-09-20 | ビツトマツプデイスプレイ装置のメモリアクセス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6175390A JPS6175390A (ja) | 1986-04-17 |
JPH0352066B2 true JPH0352066B2 (en, 2012) | 1991-08-08 |
Family
ID=16386169
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59198143A Granted JPS6175390A (ja) | 1984-09-20 | 1984-09-20 | ビツトマツプデイスプレイ装置のメモリアクセス回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6175390A (en, 2012) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5195056A (en) * | 1987-05-21 | 1993-03-16 | Texas Instruments, Incorporated | Read/write memory having an on-chip input data register, having pointer circuits between a serial data register and input/output buffer circuits |
JP2590882B2 (ja) * | 1987-05-21 | 1997-03-12 | ソニー株式会社 | 画像信号処理装置及び処理方法 |
JPS6465596A (en) * | 1987-08-05 | 1989-03-10 | Texas Instruments Inc | Memory |
JPH032896A (ja) * | 1989-05-31 | 1991-01-09 | Fujitsu Ltd | V―ram表示装置 |
-
1984
- 1984-09-20 JP JP59198143A patent/JPS6175390A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6175390A (ja) | 1986-04-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4979738A (en) | Constant spatial data mass RAM video display system | |
CN1950878B (zh) | 对系统存储器的gpu渲染 | |
KR970011222B1 (ko) | 비데오 랜덤 액세스 메모리(vram) 액서스 회로 및 방법 | |
US5909225A (en) | Frame buffer cache for graphics applications | |
US5301272A (en) | Method and apparatus for address space aliasing to identify pixel types | |
US4663619A (en) | Memory access modes for a video display generator | |
EP0352012A2 (en) | Multiplane image mixing in a display window environment | |
KR19980703654A (ko) | 종방향 배향의 디스플레이를 위하여 화상을 회전시키는 하드 웨어 | |
KR890015114A (ko) | 그래픽디스플레이 시스템에 있어서의 그래픽디스플레이장치 | |
JPS61148488A (ja) | デイスプレイ制御装置 | |
US5231694A (en) | Graphics data processing apparatus having non-linear saturating operations on multibit color data | |
JP2952780B2 (ja) | コンピユータ出力システム | |
JPH0352066B2 (en, 2012) | ||
KR100297716B1 (ko) | 높은멀티비트자유도의반도체메모리장치 | |
JP2737898B2 (ja) | ベクトル描画装置 | |
JPS58136093A (ja) | 表示制御装置 | |
JPS61235958A (ja) | 画像記憶装置 | |
JPH037989A (ja) | 表示データ制御方式 | |
JP2767815B2 (ja) | 画像データ変換回路 | |
JP2993745B2 (ja) | フレームメモリ | |
JP3431925B2 (ja) | 画像表示制御装置及びその方法 | |
JPS62236076A (ja) | フレ−ムバツフアメモリアクセス方式 | |
JPH0229834A (ja) | 画像処理装置 | |
JPH0651751A (ja) | 画像表示装置 | |
JPH08129368A (ja) | グラフィックスサブシステムおよびその制御方法 |