JPH0350467B2 - - Google Patents

Info

Publication number
JPH0350467B2
JPH0350467B2 JP6566685A JP6566685A JPH0350467B2 JP H0350467 B2 JPH0350467 B2 JP H0350467B2 JP 6566685 A JP6566685 A JP 6566685A JP 6566685 A JP6566685 A JP 6566685A JP H0350467 B2 JPH0350467 B2 JP H0350467B2
Authority
JP
Japan
Prior art keywords
output
pulse
signal
latch circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP6566685A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61224739A (ja
Inventor
Koji Nishizaki
Masayuki Goto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6566685A priority Critical patent/JPS61224739A/ja
Publication of JPS61224739A publication Critical patent/JPS61224739A/ja
Publication of JPH0350467B2 publication Critical patent/JPH0350467B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP6566685A 1985-03-29 1985-03-29 パルススタッフ同期装置 Granted JPS61224739A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6566685A JPS61224739A (ja) 1985-03-29 1985-03-29 パルススタッフ同期装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6566685A JPS61224739A (ja) 1985-03-29 1985-03-29 パルススタッフ同期装置

Publications (2)

Publication Number Publication Date
JPS61224739A JPS61224739A (ja) 1986-10-06
JPH0350467B2 true JPH0350467B2 (enrdf_load_stackoverflow) 1991-08-01

Family

ID=13293543

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6566685A Granted JPS61224739A (ja) 1985-03-29 1985-03-29 パルススタッフ同期装置

Country Status (1)

Country Link
JP (1) JPS61224739A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01180142A (ja) * 1988-01-12 1989-07-18 Fujitsu Ltd 同期式位相比較回路

Also Published As

Publication number Publication date
JPS61224739A (ja) 1986-10-06

Similar Documents

Publication Publication Date Title
EP0678990A2 (en) Zero latency synchronizer method and apparatus for system having at least two clock domains
US4392234A (en) PCM Signal interface apparatus
CA1317379C (en) Pulse insertion circuit
JPS63139436A (ja) スタツフ同期回路
JPS5923660B2 (ja) ディジタル信号伝送方式
JPH04286233A (ja) スタッフ同期回路
EP0142723B1 (en) Frequency converter for multiplex system using pulse-stuffing
JPH0350467B2 (enrdf_load_stackoverflow)
JPH0748725B2 (ja) フレーム同期回路
JP2669697B2 (ja) エラスティックストアメモリの読出し制御方式
JPS61224740A (ja) スタツフ同期方式
JPS63226140A (ja) デイジタルスタツフ同期の位相検出方式
JP2917583B2 (ja) スタッフ同期回路
JP2766006B2 (ja) エラスティック・ストア方式
JPS6350896B2 (enrdf_load_stackoverflow)
JP2507514B2 (ja) ディジタル位相比較器
JPH0115182B2 (enrdf_load_stackoverflow)
CA2019586C (en) Interface circuit for data transmission between a microprocessor system and a time-division-multiplexed system
JPH0630480B2 (ja) 速度変換回路
JPS61158228A (ja) スタツフ同期方式
JPS62128633A (ja) スタツフ同期クロツク発生回路
JPS61125241A (ja) スタツフ同期方式
JPH03268530A (ja) 非同期回路のデータ乗せ換え方式
JPH02254832A (ja) スタッフ同期多重化システムにおける一時記憶回路のデータスリップ防止方式
JPH04222136A (ja) クロック抽出回路