JPS61224739A - パルススタッフ同期装置 - Google Patents

パルススタッフ同期装置

Info

Publication number
JPS61224739A
JPS61224739A JP6566685A JP6566685A JPS61224739A JP S61224739 A JPS61224739 A JP S61224739A JP 6566685 A JP6566685 A JP 6566685A JP 6566685 A JP6566685 A JP 6566685A JP S61224739 A JPS61224739 A JP S61224739A
Authority
JP
Japan
Prior art keywords
signal
circuit
stuff
pulse
reset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6566685A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0350467B2 (enrdf_load_stackoverflow
Inventor
Koji Nishizaki
西崎　浩二
Masayuki Goto
後藤　昌之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP6566685A priority Critical patent/JPS61224739A/ja
Publication of JPS61224739A publication Critical patent/JPS61224739A/ja
Publication of JPH0350467B2 publication Critical patent/JPH0350467B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/073—Bit stuffing, e.g. PDH

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP6566685A 1985-03-29 1985-03-29 パルススタッフ同期装置 Granted JPS61224739A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6566685A JPS61224739A (ja) 1985-03-29 1985-03-29 パルススタッフ同期装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6566685A JPS61224739A (ja) 1985-03-29 1985-03-29 パルススタッフ同期装置

Publications (2)

Publication Number Publication Date
JPS61224739A true JPS61224739A (ja) 1986-10-06
JPH0350467B2 JPH0350467B2 (enrdf_load_stackoverflow) 1991-08-01

Family

ID=13293543

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6566685A Granted JPS61224739A (ja) 1985-03-29 1985-03-29 パルススタッフ同期装置

Country Status (1)

Country Link
JP (1) JPS61224739A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01180142A (ja) * 1988-01-12 1989-07-18 Fujitsu Ltd 同期式位相比較回路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01180142A (ja) * 1988-01-12 1989-07-18 Fujitsu Ltd 同期式位相比較回路

Also Published As

Publication number Publication date
JPH0350467B2 (enrdf_load_stackoverflow) 1991-08-01

Similar Documents

Publication Publication Date Title
US5757871A (en) Jitter suppression circuit for clock signals used for sending data from a synchronous transmission network to an asynchronous transmission network
EP0334357B1 (en) Pulse insertion circuit
KR920008049B1 (ko) 동기회로
JPS63139436A (ja) スタツフ同期回路
JPH0331928A (ja) フレーム変換回路
JPS61224739A (ja) パルススタッフ同期装置
JP2669697B2 (ja) エラスティックストアメモリの読出し制御方式
JPS63226140A (ja) デイジタルスタツフ同期の位相検出方式
JP2555723B2 (ja) ビット・バッファ回路
JPS62128633A (ja) スタツフ同期クロツク発生回路
CA2019586C (en) Interface circuit for data transmission between a microprocessor system and a time-division-multiplexed system
JPS622348B2 (enrdf_load_stackoverflow)
JP2766006B2 (ja) エラスティック・ストア方式
JPS61224740A (ja) スタツフ同期方式
US5023870A (en) Interface circuit for data transmission between a microprocessor system and a time-division-multiplexed system
JP2917583B2 (ja) スタッフ同期回路
JP3047416B2 (ja) インタフェース回路
JPH0630480B2 (ja) 速度変換回路
JP2670105B2 (ja) データ発生装置
JPS62126435A (ja) 速度変換バツフア回路
JPS62259133A (ja) 遅延插脱によるスリツプ制御方式
JPH0115182B2 (enrdf_load_stackoverflow)
JPH04207831A (ja) チャンネル間位相同期方式
JPS61103240A (ja) ビツトバツフア回路
JPH03183230A (ja) バッファスリップ検出回路