JPH0348468B2 - - Google Patents
Info
- Publication number
- JPH0348468B2 JPH0348468B2 JP57079422A JP7942282A JPH0348468B2 JP H0348468 B2 JPH0348468 B2 JP H0348468B2 JP 57079422 A JP57079422 A JP 57079422A JP 7942282 A JP7942282 A JP 7942282A JP H0348468 B2 JPH0348468 B2 JP H0348468B2
- Authority
- JP
- Japan
- Prior art keywords
- test
- oscillation
- signal
- terminal
- external lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000012360 testing method Methods 0.000 claims description 37
- 230000010355 oscillation Effects 0.000 claims description 28
- 238000001514 detection method Methods 0.000 claims description 3
- 238000000034 method Methods 0.000 claims description 2
- 239000013078 crystal Substances 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000013256 coordination polymer Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/31701—Arrangements for setting the Unit Under Test [UUT] in a test mode
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57079422A JPS58196469A (ja) | 1982-05-12 | 1982-05-12 | 集積回路のテスト方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57079422A JPS58196469A (ja) | 1982-05-12 | 1982-05-12 | 集積回路のテスト方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58196469A JPS58196469A (ja) | 1983-11-15 |
JPH0348468B2 true JPH0348468B2 (zh) | 1991-07-24 |
Family
ID=13689422
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57079422A Granted JPS58196469A (ja) | 1982-05-12 | 1982-05-12 | 集積回路のテスト方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58196469A (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61191973A (ja) * | 1985-02-20 | 1986-08-26 | Fujitsu Ltd | 試験回路をそなえた半導体集積回路 |
EP0752657A3 (en) * | 1995-07-03 | 1997-07-23 | Ford Motor Co | Access control circuit in test mode |
JPH09171060A (ja) * | 1995-12-21 | 1997-06-30 | Nec Corp | 半導体集積回路 |
JP5999597B2 (ja) * | 2012-10-04 | 2016-09-28 | セイコーNpc株式会社 | 発振器 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5629177A (en) * | 1979-08-16 | 1981-03-23 | Nec Corp | Semiconductor integrated circuit device |
-
1982
- 1982-05-12 JP JP57079422A patent/JPS58196469A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5629177A (en) * | 1979-08-16 | 1981-03-23 | Nec Corp | Semiconductor integrated circuit device |
Also Published As
Publication number | Publication date |
---|---|
JPS58196469A (ja) | 1983-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940025183A (ko) | 액티브-레벨로 배치가능한 핀을 갖는 집적회로 및 그 배치 방법 | |
US5291425A (en) | Test mode setting arrangement for use in microcomputer | |
JPH0475121A (ja) | 自動車用入力インターフエイス回路 | |
KR950012053B1 (ko) | 마이크로프로세서 및 직접회로 장치 | |
KR100393472B1 (ko) | 스캔테스트용자동리세트바이패스제어 | |
JPH0348468B2 (zh) | ||
US5107523A (en) | Processor clock governor | |
US7053685B2 (en) | Frequency signal enabling apparatus and method thereof | |
KR960016809B1 (ko) | 트리거 마스킹 기능을 갖는 트리거 신호 발생 회로 | |
US5315242A (en) | Method for measuring AC specifications of microprocessor | |
JPS638612B2 (zh) | ||
JPH0133052B2 (zh) | ||
JP2001273274A (ja) | 半導体集積回路およびそのテストモード設定回路 | |
JPS6331935B2 (zh) | ||
JP2599759B2 (ja) | フリップフロップテスト方式 | |
JPH04306013A (ja) | ラッチ回路装置 | |
JP3070627B2 (ja) | Cpuリセット回路 | |
JPS5951624A (ja) | 初期設定回路 | |
KR930002026Y1 (ko) | 주변장치의 프로그램을 위한 리세트회로 | |
JP3116706B2 (ja) | トリガ入力回路 | |
JPH02180428A (ja) | リセット回路 | |
JP2598088B2 (ja) | 処理装置の簡易ステップ評価装置 | |
JPH05268020A (ja) | クロック切換回路 | |
JP2544224Y2 (ja) | マイクロコンピュータの時定数設定回路 | |
JP2702147B2 (ja) | 集積回路のテストモード設定回路 |