JPH0345900B2 - - Google Patents

Info

Publication number
JPH0345900B2
JPH0345900B2 JP59035280A JP3528084A JPH0345900B2 JP H0345900 B2 JPH0345900 B2 JP H0345900B2 JP 59035280 A JP59035280 A JP 59035280A JP 3528084 A JP3528084 A JP 3528084A JP H0345900 B2 JPH0345900 B2 JP H0345900B2
Authority
JP
Japan
Prior art keywords
bumps
bump
substrate
motherboard
paste
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59035280A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60180151A (ja
Inventor
Tetsuo Nomura
Hiroyuki Shinya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Narumi China Corp
Original Assignee
Narumi China Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Narumi China Corp filed Critical Narumi China Corp
Priority to JP59035280A priority Critical patent/JPS60180151A/ja
Publication of JPS60180151A publication Critical patent/JPS60180151A/ja
Publication of JPH0345900B2 publication Critical patent/JPH0345900B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)
JP59035280A 1984-02-28 1984-02-28 バンプ付基板及びその製作法 Granted JPS60180151A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59035280A JPS60180151A (ja) 1984-02-28 1984-02-28 バンプ付基板及びその製作法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59035280A JPS60180151A (ja) 1984-02-28 1984-02-28 バンプ付基板及びその製作法

Publications (2)

Publication Number Publication Date
JPS60180151A JPS60180151A (ja) 1985-09-13
JPH0345900B2 true JPH0345900B2 (OSRAM) 1991-07-12

Family

ID=12437367

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59035280A Granted JPS60180151A (ja) 1984-02-28 1984-02-28 バンプ付基板及びその製作法

Country Status (1)

Country Link
JP (1) JPS60180151A (OSRAM)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6235597A (ja) * 1985-08-08 1987-02-16 日本電気株式会社 配線基板
JPS62282490A (ja) * 1986-05-30 1987-12-08 シャープ株式会社 部品の端子接続方法
JPS63160352A (ja) * 1986-12-24 1988-07-04 Semiconductor Energy Lab Co Ltd 半導体装置の実装方法

Also Published As

Publication number Publication date
JPS60180151A (ja) 1985-09-13

Similar Documents

Publication Publication Date Title
US4336551A (en) Thick-film printed circuit board and method for producing the same
EP0240746B1 (en) Metal layers for use in electronic circuit interconnection system
KR100287393B1 (ko) 기판용 부착 패드 및 땜납 상호접속부의 형성방법
US4417296A (en) Method of connecting surface mounted packages to a circuit board and the resulting connector
US4472762A (en) Electronic circuit interconnection system
US4546406A (en) Electronic circuit interconnection system
KR20010023027A (ko) 범프 전극 형성 방법 및 반도체 장치 제조 방법
EP0997941B1 (en) Conductive paste and ceramic printed circuit substrate using the same
JPH06267964A (ja) バンプの形成法
JP2001210749A (ja) バンプ電極付き配線基板およびその製造方法
JPS60180151A (ja) バンプ付基板及びその製作法
WO1997030461A1 (en) Resistor network in ball grid array package
KR920005986B1 (ko) 인쇄회로판 어셈블리, 이의 형성방법 및 이에 사용되는 조성물
EP0100727B1 (en) Semiconductor device comprising a ceramic base
JPS595977Y2 (ja) 集積回路の塔載装置
JPH0864717A (ja) 回路部品の実装方法
JP2002324876A (ja) 配線基板およびその実装構造
JP3117967B2 (ja) 多層セラミックス基板
JPH1041351A (ja) バンプ付きセラミックパッケージ
JP2698517B2 (ja) バンプ付基板
JP2003068920A (ja) 配線基板
JPH10112514A (ja) 半導体装置及びその製造方法
JP2004119909A (ja) 配線基板
JP3692215B2 (ja) 配線基板の実装構造
JP2002324956A (ja) 多数個取り配線基板

Legal Events

Date Code Title Description
R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term