JPH0329182B2 - - Google Patents
Info
- Publication number
- JPH0329182B2 JPH0329182B2 JP59178602A JP17860284A JPH0329182B2 JP H0329182 B2 JPH0329182 B2 JP H0329182B2 JP 59178602 A JP59178602 A JP 59178602A JP 17860284 A JP17860284 A JP 17860284A JP H0329182 B2 JPH0329182 B2 JP H0329182B2
- Authority
- JP
- Japan
- Prior art keywords
- chip
- wiring
- input
- chips
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10W90/00—
-
- H10W90/732—
-
- H10W90/754—
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59178602A JPS6156441A (ja) | 1984-08-28 | 1984-08-28 | 半導体装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59178602A JPS6156441A (ja) | 1984-08-28 | 1984-08-28 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6156441A JPS6156441A (ja) | 1986-03-22 |
| JPH0329182B2 true JPH0329182B2 (cg-RX-API-DMAC10.html) | 1991-04-23 |
Family
ID=16051319
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59178602A Granted JPS6156441A (ja) | 1984-08-28 | 1984-08-28 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6156441A (cg-RX-API-DMAC10.html) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0194637A (ja) * | 1987-10-06 | 1989-04-13 | Nec Corp | 半導体集積回路 |
| US7459772B2 (en) * | 2004-09-29 | 2008-12-02 | Actel Corporation | Face-to-face bonded I/O circuit die and functional logic circuit die system |
| JP5218319B2 (ja) * | 2009-07-27 | 2013-06-26 | 富士通セミコンダクター株式会社 | 半導体基板 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5917095Y2 (ja) * | 1976-10-08 | 1984-05-18 | 株式会社ゼネラル・リサ−チ・オブ・エレクトロニツクス | コネクタ装置 |
-
1984
- 1984-08-28 JP JP59178602A patent/JPS6156441A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6156441A (ja) | 1986-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3808475A (en) | Lsi chip construction and method | |
| US6242814B1 (en) | Universal I/O pad structure for in-line or staggered wire bonding or arrayed flip-chip assembly | |
| US8237267B2 (en) | Semiconductor device having a microcomputer chip mounted over a memory chip | |
| JPH02177345A (ja) | 半導体集積回路装置 | |
| JP3466064B2 (ja) | 半導体集積回路装置 | |
| JP2001351983A (ja) | 半導体装置及びその製造方法 | |
| JP2943781B2 (ja) | 半導体メモリ | |
| JPH0329182B2 (cg-RX-API-DMAC10.html) | ||
| JPH05243482A (ja) | 半導体集積回路 | |
| JPH0194636A (ja) | 半導体装置 | |
| JPS63260048A (ja) | マスタ−スライス型半導体装置 | |
| JPH03274764A (ja) | 半導体集積回路装置 | |
| US20240194638A1 (en) | Stacked semiconductor device and method of fabricating the same | |
| CN101510535B (zh) | 用于实现芯片的输出入单元及实现一芯片的制造方法 | |
| JPS61225845A (ja) | 半導体装置 | |
| JP2752262B2 (ja) | 1チップlsiの製造方法 | |
| JP2561005B2 (ja) | 半導体装置 | |
| JPH02201958A (ja) | ゲートアレイ方式の半導体集積回路装置 | |
| JP3546990B2 (ja) | 半導体装置 | |
| JPS59145542A (ja) | 大規模集積回路 | |
| JPH0548054A (ja) | マスタスライス型半導体集積回路装置 | |
| JPH01114049A (ja) | サイズ可変の集積回路チップ | |
| JPH0547995A (ja) | マルチチツプモジユール | |
| JPH03238839A (ja) | 半導体集積回路装置 | |
| JPH04171844A (ja) | 半導体集積回路 |