JPH0328863B2 - - Google Patents

Info

Publication number
JPH0328863B2
JPH0328863B2 JP57129139A JP12913982A JPH0328863B2 JP H0328863 B2 JPH0328863 B2 JP H0328863B2 JP 57129139 A JP57129139 A JP 57129139A JP 12913982 A JP12913982 A JP 12913982A JP H0328863 B2 JPH0328863 B2 JP H0328863B2
Authority
JP
Japan
Prior art keywords
output
phase
pulse
exclusive
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57129139A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5919456A (ja
Inventor
Fumihiko Yokogawa
Ryuichi Naito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pioneer Corp
Original Assignee
Pioneer Electronic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pioneer Electronic Corp filed Critical Pioneer Electronic Corp
Priority to JP57129139A priority Critical patent/JPS5919456A/ja
Priority to KR1019830002755A priority patent/KR860001258B1/ko
Publication of JPS5919456A publication Critical patent/JPS5919456A/ja
Publication of JPH0328863B2 publication Critical patent/JPH0328863B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Manipulation Of Pulses (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
JP57129139A 1982-07-24 1982-07-24 クロツク再生回路 Granted JPS5919456A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP57129139A JPS5919456A (ja) 1982-07-24 1982-07-24 クロツク再生回路
KR1019830002755A KR860001258B1 (ko) 1982-07-24 1983-06-20 클럭 재생회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57129139A JPS5919456A (ja) 1982-07-24 1982-07-24 クロツク再生回路

Publications (2)

Publication Number Publication Date
JPS5919456A JPS5919456A (ja) 1984-01-31
JPH0328863B2 true JPH0328863B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-04-22

Family

ID=15002079

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57129139A Granted JPS5919456A (ja) 1982-07-24 1982-07-24 クロツク再生回路

Country Status (2)

Country Link
JP (1) JPS5919456A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR860001258B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6067556U (ja) * 1983-10-14 1985-05-14 ヤマハ株式会社 クロツク再生回路
US4750193A (en) * 1987-04-20 1988-06-07 International Business Machines Corporation Phase-locked data detector
KR920003598B1 (ko) * 1988-12-22 1992-05-04 재단법인 한국전자통신 연구소 Nrz비트 동기방식의 주파수 및 위상검출회로
KR930000695B1 (ko) * 1990-05-11 1993-01-29 재단법인 한국전자통신연구소 비트 동기를 위한 아날로그 및 디지틀 위상 검출기

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54148412A (en) * 1978-05-15 1979-11-20 Ricoh Co Ltd Reproduction system for timing information

Also Published As

Publication number Publication date
KR840005634A (ko) 1984-11-14
JPS5919456A (ja) 1984-01-31
KR860001258B1 (ko) 1986-09-01

Similar Documents

Publication Publication Date Title
CA1129990A (en) Circuit indicating phase relationship
US5619171A (en) Phase-locked loop, phase comparator for use in the phase-locked loop, and reproducing device including the phase-locked loop
JPS63287211A (ja) デジタルｐｌｌ回路
JPH036698B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4390801A (en) Circuit for reproducing a clock signal
KR970002948B1 (ko) 비트 클럭 재생 장치
JPH0328863B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US5260841A (en) Clock extracting circuit
JP3357208B2 (ja) 同期信号発生装置
JP2966666B2 (ja) 復調装置
JPH07162296A (ja) ディジタル位相同期回路
JPH037301B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0247653Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS5912048B2 (ja) 標本化パルス発生回路
JPS6058620B2 (ja) 位相同期回路
JP2565231B2 (ja) デジタルｐｌｌ回路
JPS628863B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS59119521A (ja) デ−タ再生装置
JPH0526264B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0211048B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS63296521A (ja) デジタルｐｌｌ回路
JPH0526273B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS59139729A (ja) 位相同期回路
JPS5997231A (ja) 位相同期回路
JPS60180239A (ja) 同期クロツク抽出装置