JPH0315278B2 - - Google Patents
Info
- Publication number
- JPH0315278B2 JPH0315278B2 JP56061206A JP6120681A JPH0315278B2 JP H0315278 B2 JPH0315278 B2 JP H0315278B2 JP 56061206 A JP56061206 A JP 56061206A JP 6120681 A JP6120681 A JP 6120681A JP H0315278 B2 JPH0315278 B2 JP H0315278B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- memory cells
- circuit
- output
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56061206A JPS57176587A (en) | 1981-04-24 | 1981-04-24 | Semiconductor ram device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56061206A JPS57176587A (en) | 1981-04-24 | 1981-04-24 | Semiconductor ram device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57176587A JPS57176587A (en) | 1982-10-29 |
JPH0315278B2 true JPH0315278B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1991-02-28 |
Family
ID=13164477
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56061206A Granted JPS57176587A (en) | 1981-04-24 | 1981-04-24 | Semiconductor ram device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57176587A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60115099A (ja) * | 1983-11-25 | 1985-06-21 | Fujitsu Ltd | 半導体記憶装置 |
JPS60197995A (ja) * | 1984-03-21 | 1985-10-07 | Toshiba Corp | スタテイツク型ランダムアクセスメモリ |
JPS61105793A (ja) * | 1984-10-26 | 1986-05-23 | Matsushita Electronics Corp | メモリ装置 |
JPS61136396U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1985-02-12 | 1986-08-25 | ||
JPS63183681A (ja) * | 1987-01-26 | 1988-07-29 | Nec Corp | 記憶装置 |
JPS63228490A (ja) * | 1987-03-18 | 1988-09-22 | Sony Corp | メモリ装置 |
US4890263A (en) * | 1988-05-31 | 1989-12-26 | Dallas Semiconductor Corporation | RAM with capability for rapid clearing of data from memory by simultaneously selecting all row lines |
JPH04360095A (ja) * | 1991-06-06 | 1992-12-14 | Nec Corp | 半導体記憶回路 |
US5305263A (en) * | 1991-06-12 | 1994-04-19 | Micron Technology, Inc. | Simplified low power flash write operation |
JP3080743B2 (ja) * | 1991-12-27 | 2000-08-28 | 日本電気株式会社 | 不揮発性半導体記憶装置 |
US5257239A (en) * | 1992-07-14 | 1993-10-26 | Aptix Corporation | Memory cell with known state on power-up |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5178939A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1974-12-30 | 1976-07-09 | Fujitsu Ltd | |
JPS5562588A (en) * | 1978-10-31 | 1980-05-12 | Matsushita Electric Ind Co Ltd | Semiconductor memory circuit |
-
1981
- 1981-04-24 JP JP56061206A patent/JPS57176587A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57176587A (en) | 1982-10-29 |