JPH0315217B2 - - Google Patents

Info

Publication number
JPH0315217B2
JPH0315217B2 JP59234724A JP23472484A JPH0315217B2 JP H0315217 B2 JPH0315217 B2 JP H0315217B2 JP 59234724 A JP59234724 A JP 59234724A JP 23472484 A JP23472484 A JP 23472484A JP H0315217 B2 JPH0315217 B2 JP H0315217B2
Authority
JP
Japan
Prior art keywords
data
memory
command
memory device
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59234724A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61123950A (ja
Inventor
Toshiharu Ooshima
Toshihiro Sakai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23472484A priority Critical patent/JPS61123950A/ja
Publication of JPS61123950A publication Critical patent/JPS61123950A/ja
Publication of JPH0315217B2 publication Critical patent/JPH0315217B2/ja
Granted legal-status Critical Current

Links

JP23472484A 1984-11-07 1984-11-07 メモリアクセス制御方式 Granted JPS61123950A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23472484A JPS61123950A (ja) 1984-11-07 1984-11-07 メモリアクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23472484A JPS61123950A (ja) 1984-11-07 1984-11-07 メモリアクセス制御方式

Publications (2)

Publication Number Publication Date
JPS61123950A JPS61123950A (ja) 1986-06-11
JPH0315217B2 true JPH0315217B2 (en, 2012) 1991-02-28

Family

ID=16975376

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23472484A Granted JPS61123950A (ja) 1984-11-07 1984-11-07 メモリアクセス制御方式

Country Status (1)

Country Link
JP (1) JPS61123950A (en, 2012)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2518333B2 (ja) * 1988-01-21 1996-07-24 日本電気株式会社 記憶装置

Also Published As

Publication number Publication date
JPS61123950A (ja) 1986-06-11

Similar Documents

Publication Publication Date Title
JP2790034B2 (ja) 非運用系メモリ更新方式
US6370611B1 (en) Raid XOR operations to synchronous DRAM using a read buffer and pipelining of synchronous DRAM burst read data
US6363438B1 (en) Method of controlling DMA command buffer for holding sequence of DMA commands with head and tail pointers
JPS6259822B2 (en, 2012)
US5838892A (en) Method and apparatus for calculating an error detecting code block in a disk drive controller
JPH0315217B2 (en, 2012)
JPS6235144B2 (en, 2012)
JPH0283736A (ja) バッファ記憶制御装置のｏｓｃ検出方式
JPS6292053A (ja) 直接メモリアクセス転送制御方式
JPS6240736B2 (en, 2012)
EP0439594B1 (en) Device for interfacing a main processor bus connected to a main processor to a peripheral bus having a number of peripheral devices connected thereto
JP2904266B2 (ja) バス縮退に対処できるメモリ接続制御装置
JP2604604B2 (ja) スタック制御装置
JPH02202655A (ja) 記憶装置
JPS616746A (ja) 部分書込み制御方式
JPS5936359B2 (ja) デ−タバツフア装置
JPH01158554A (ja) Ｄｍａ装置を備えたデータ処理システム
JP3012402B2 (ja) 情報処理システム
JPH07287694A (ja) 多重化処理システムおよびメモリ同期制御方法
JPS60142450A (ja) 記憶システム
JPH0133848B2 (en, 2012)
JPS63304356A (ja) Ｄｍａデ−タ転送の正常性検査方式
JPH04233052A (ja) 二重化メモリ装置
JPH01270157A (ja) 多重化メモリ装置
JPH04338858A (ja) 計算機システム