JPH0313799Y2 - - Google Patents
Info
- Publication number
- JPH0313799Y2 JPH0313799Y2 JP1985047247U JP4724785U JPH0313799Y2 JP H0313799 Y2 JPH0313799 Y2 JP H0313799Y2 JP 1985047247 U JP1985047247 U JP 1985047247U JP 4724785 U JP4724785 U JP 4724785U JP H0313799 Y2 JPH0313799 Y2 JP H0313799Y2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output port
- cpu
- switch
- output ports
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Microcomputers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985047247U JPH0313799Y2 (cs) | 1985-03-29 | 1985-03-29 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1985047247U JPH0313799Y2 (cs) | 1985-03-29 | 1985-03-29 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61164557U JPS61164557U (cs) | 1986-10-13 |
| JPH0313799Y2 true JPH0313799Y2 (cs) | 1991-03-28 |
Family
ID=30562396
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1985047247U Expired JPH0313799Y2 (cs) | 1985-03-29 | 1985-03-29 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0313799Y2 (cs) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5588119A (en) * | 1978-12-27 | 1980-07-03 | Fuji Electric Co Ltd | Enlargement circuit for input or output terminal |
-
1985
- 1985-03-29 JP JP1985047247U patent/JPH0313799Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61164557U (cs) | 1986-10-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0651513B1 (en) | Integrated circuit with bidirectional pin | |
| JPH0313799Y2 (cs) | ||
| JPH038126B2 (cs) | ||
| JP3199805B2 (ja) | キー入力装置 | |
| JP2782946B2 (ja) | 半導体集積回路 | |
| JPH03171319A (ja) | キーボード通信方式 | |
| JPH0260227A (ja) | 信号入力装置 | |
| JPS60193031A (ja) | 入力制御回路 | |
| US3609688A (en) | Code translator for use in an associative memory system | |
| JPH0124661Y2 (cs) | ||
| JPS58197542A (ja) | キ−コ−ド読取装置 | |
| JPH087694Y2 (ja) | ミューティング制御回路 | |
| JPS60242724A (ja) | 集積論理回路 | |
| KR890002664B1 (ko) | 패리티 검출회로 | |
| JPS5877930U (ja) | アナログスイツチ | |
| JPS62192085A (ja) | ビツト処理回路 | |
| KR900009424Y1 (ko) | 카세트 인터페이스와 부저의 공동제어회로 | |
| JPH033520A (ja) | D/a変換器を内蔵する半導体集積回路 | |
| JP2674652B2 (ja) | ジョセフソン論理セルゲート | |
| JP2557866Y2 (ja) | 信号切換回路 | |
| JPS63156422A (ja) | 双方向入出力回路 | |
| JPS60203816A (ja) | 切替器 | |
| JPH05252039A (ja) | 3線式シリアルデータ転送方式の多チャネルd−a変換器 | |
| JPH05291957A (ja) | 比較基準切換スイッチ付ワンチップ・コンパレータ | |
| JPS59229923A (ja) | 集積回路用論理回路 |