JPH03136355A - ヒートシンク付半導体装置 - Google Patents

ヒートシンク付半導体装置

Info

Publication number
JPH03136355A
JPH03136355A JP1276833A JP27683389A JPH03136355A JP H03136355 A JPH03136355 A JP H03136355A JP 1276833 A JP1276833 A JP 1276833A JP 27683389 A JP27683389 A JP 27683389A JP H03136355 A JPH03136355 A JP H03136355A
Authority
JP
Japan
Prior art keywords
heat sink
package
resin
semiconductor device
bonded
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1276833A
Other languages
English (en)
Other versions
JP2503685B2 (ja
Inventor
Kiyoshi Katsuraoka
桂岡　潔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP27683389A priority Critical patent/JP2503685B2/ja
Priority to US07/601,415 priority patent/US5117281A/en
Publication of JPH03136355A publication Critical patent/JPH03136355A/ja
Application granted granted Critical
Publication of JP2503685B2 publication Critical patent/JP2503685B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367—Cooling facilitated by shape of device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/12—Passive devices, e.g. 2 terminal devices
    • H01L2924/1204—Optical Diode
    • H01L2924/12041—LED
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1515—Shape
    • H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/15165—Monolayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1532—Connection portion the connection portion being formed on the die mounting surface of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はヒートシンク付半導体装置の構造に関する。
〔従来の技術〕
従来、この種のヒートシンク付半導体装置は、第３図に
示すようにパッケージ１３にＩＣチップ１５を・固着し
た後、金属細線１６で配線し、金属キャップ１２とシー
ルリング１７とを抵抗溶接により接着し、金属キャップ
１２上に樹脂１８を介して金属キャ５ツブ１２周辺の接
着部のパッケージ１．３上にヒートシンク１１が取り付
けられ、第３図のヒートシンク付半導体装置のなってい
た。
〔発明が解決しようとする課題〕
上述した従来のヒートシンク付半導体装置は、ヒートシ
ンクとパッ、ケ）−ジを樹脂を介して取り付ける場合、
高温で・キュアを行ない樹脂を硬化させ、接着を行なう
。
ところがこの際、ヒートシンクの接着面は平になってお
り、ヒートシンクとパッケージの界面は樹脂で密着され
、この状態でキュアを行なうとキャップとヒートシンク
の間が密封されて、この間の圧力は上昇し、流動状態に
ある樹脂を外部へ向かって押し出す様に働く。この圧力
により、接着面の一部に引き下がりと呼ばれる薄くて弱
い接着部が発生したり、または完全に突き破り貫通孔を
形成し、ヒートシンクの接着強度を低下させたり、放熱
効果を低下させ、製品の信頼性に著しい障害を与えると
いう欠点があった。
〔課題を解決するための手段〕
本発明は、パッケージの中央部の半導体素子搭載部にＩ
Ｃチップを有し、外部導出する内部電極が半導体素子搭
載部の周辺に形成され、ＩＣチップと電気的に金属細線
にて接続され、内部電極周辺に側壁を有し、この側壁上
部にＩＣチップを気密封止するためのキャップが接着さ
れており、このキャップを囲むようにパッケージと接着
したヒートシンクを有するヒートシンク付半導体装置に
おいて、ヒートシンクは、ヒートシンクとパッケージに
よって作られる空洞に通じる穴を有することを特徴とす
る。
〔実施例〕 次に本発明について図面を参照して説明する。
第１図は本発明の第１の実施例を示しており、第１図（
ａ）はヒートシンクの底面図、第１図（ｂ）はヒートシ
ンク付半導体装置の断面図である。本実施例では、ヒー
トシンク１１の接着面の各辺の中央部に講１９が設けら
れている。この様に一部に溝１９をもつヒートシンク１
１は、パッケージ１３に取付ける際、樹脂１８をキュア
し金属キャップ１２とヒートシンク１１間の圧力か上昇
しても渭１９が通気孔の役割を果たすことにより、密封
されず、引き下がりを抑制することができる。このこと
により、ヒートシンク１１とパッケージ１３を樹脂１８
により接着してもヒートシンクの接着強度及び放熱効果
は低下することかない 第２図は本発明の第２の実施例を示しており、第２図（
ａ＞は、ヒートシンクの底面図、第２図（ｂ）はヒート
シンク付半導体装置の断面図である０本実施例では、ヒ
ートシンク１１の凹部に貫通孔２０を設けであるところ
が第１の実施例と異なっており、他の部分は同じである
。この実施例はヒートシンクの接着面積が第１の実施例
より拡大することができ、放熱効果及びヒートシンクの
接着強度を更に向上させられる利点がある。
〔発明の効果〕
本発明はヒートシンクに溝あるいは貫通孔を設けるとい
う簡単な構成により、ヒートシンクとパッケージを樹脂
を介して接着する時に生じる引き下がり、又は貫通孔の
発生を無くすことができ、ヒートシンクの接着強度及び
放熱効果が改善され、製品の信頼性向上に効果がある。
のヒートシンク付半導体装置の断面図である。
１１・・・ヒートシンク、１２・・・金属キャップ、１
３・・・パッケージ、１４・・・外部リード、１５・・
・ＩＣチップ１．１６・・・金属細線、１７・・・シー
ルリング、１８・・・樹脂、１９・・・溝、２０・・・
貫通孔。

Claims (1)

    【特許請求の範囲】
  1. 　パッケージの中央部の半導体素子搭載部にＩＣチップ
    を有し、外部導出する内部電極が半導体素子搭載部の周
    辺に形成され、ＩＣチップと電気的に金属細線にて接続
    され、内部電極周辺に側壁を有し、この側壁上部にＩＣ
    チップを気密封止するためのキャップが接着されており
    、このキャップを囲むようにパッケージと接着したヒー
    トシンクを有するヒートシンク付半導体装置において、
    ヒートシンクは、ヒートシンクとパッケージによって作
    られる空洞に通じる穴を有することを特徴とするヒート
    シンク付半導体装置。
JP27683389A 1989-10-23 1989-10-23 ヒ―トシンク付半導体装置 Expired - Lifetime JP2503685B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP27683389A JP2503685B2 (ja) 1989-10-23 1989-10-23 ヒ―トシンク付半導体装置
US07/601,415 US5117281A (en) 1989-10-23 1990-10-22 Semiconductor device having a heat-sink attached thereto

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27683389A JP2503685B2 (ja) 1989-10-23 1989-10-23 ヒ―トシンク付半導体装置

Publications (2)

Publication Number Publication Date
JPH03136355A true JPH03136355A (ja) 1991-06-11
JP2503685B2 JP2503685B2 (ja) 1996-06-05

Family

ID=17575040

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27683389A Expired - Lifetime JP2503685B2 (ja) 1989-10-23 1989-10-23 ヒ―トシンク付半導体装置

Country Status (2)

Country Link
US (1) US5117281A (ja)
JP (1) JP2503685B2 (ja)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03116948A (ja) * 1989-09-29 1991-05-17 Yoshiki Tanigawa 超高周波ｉｃ用窒化アルミニウムパッケージ
JP3153638B2 (ja) * 1992-06-26 2001-04-09 三菱電機株式会社 圧接型半導体装置及びその製造方法並びに熱補償板
JP3192507B2 (ja) * 1992-12-18 2001-07-30 三菱電機株式会社 樹脂シール中空型半導体装置の製造方法
US5514917A (en) * 1992-12-24 1996-05-07 The Whitaker Corporation Heat dissipating housing for current
JP2991172B2 (ja) * 1997-10-24 1999-12-20 日本電気株式会社 半導体装置
US6823586B2 (en) * 2002-05-29 2004-11-30 Meriton Networks Inc. Method of mounting a butterfly package on a PCB
US7777235B2 (en) * 2003-05-05 2010-08-17 Lighting Science Group Corporation Light emitting diodes with improved light collimation
US7095053B2 (en) * 2003-05-05 2006-08-22 Lamina Ceramics, Inc. Light emitting diodes packaged for high temperature operation
US7300182B2 (en) * 2003-05-05 2007-11-27 Lamina Lighting, Inc. LED light sources for image projection systems
US7528421B2 (en) * 2003-05-05 2009-05-05 Lamina Lighting, Inc. Surface mountable light emitting diode assemblies packaged for high temperature operation
US7633093B2 (en) * 2003-05-05 2009-12-15 Lighting Science Group Corporation Method of making optical light engines with elevated LEDs and resulting product
US7964883B2 (en) * 2004-02-26 2011-06-21 Lighting Science Group Corporation Light emitting diode package assembly that emulates the light pattern produced by an incandescent filament bulb
US20050225222A1 (en) * 2004-04-09 2005-10-13 Joseph Mazzochette Light emitting diode arrays with improved light extraction
US7252408B2 (en) * 2004-07-19 2007-08-07 Lamina Ceramics, Inc. LED array package with internal feedback and control
KR100825766B1 (ko) * 2007-04-26 2008-04-29 한국전자통신연구원 Ｌｔｃｃ 패키지 및 그 제조방법
JP6028592B2 (ja) * 2013-01-25 2016-11-16 三菱電機株式会社 半導体装置
US20150136357A1 (en) * 2013-11-21 2015-05-21 Honeywell Federal Manufacturing & Technologies, Llc Heat dissipation assembly
US10989888B2 (en) * 2016-02-02 2021-04-27 Ofs Fitel, Llc Flexible ribbon structure and method for making

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4561011A (en) * 1982-10-05 1985-12-24 Mitsubishi Denki Kabushiki Kaisha Dimensionally stable semiconductor device
US4649990A (en) * 1985-05-06 1987-03-17 Hitachi, Ltd. Heat-conducting cooling module

Also Published As

Publication number Publication date
US5117281A (en) 1992-05-26
JP2503685B2 (ja) 1996-06-05

Similar Documents

Publication Publication Date Title
JPH03136355A (ja) ヒートシンク付半導体装置
US5233222A (en) Semiconductor device having window-frame flag with tapered edge in opening
US5891759A (en) Method of making a multiple heat sink resin sealing type semiconductor device
WO1994001986A1 (en) Electronic package having controlled epoxy flow
JPH0621317A (ja) 半導体パッケージの製造方法
JPH043450A (ja) 樹脂封止型半導体装置
JPH03280453A (ja) 半導体装置及びその製造方法
JPS611042A (ja) 半導体装置
JPH0582573A (ja) 樹脂封止型半導体装置用金型
JPH0366150A (ja) 半導体集積回路装置
JP2522182B2 (ja) 半導体装置
JPS6223096Y2 (ja)
JPH02144946A (ja) 半導体装置
JPH07221211A (ja) 半導体装置
JPH05335366A (ja) 半導体装置
JPH0258354A (ja) 半導体装置
JP3711669B2 (ja) 電子部品搭載用基板
JPH06349870A (ja) 半導体装置及びその製造方法
KR200331874Y1 (ko) 반도체의다핀형태패키지
KR200286322Y1 (ko) 반도체패키지
KR970013255A (ko) 요홈이 형성된 리드프레임 패드 및 그를 이용한 칩 패키지
JPH03178151A (ja) 樹脂パッケージ型半導体装置およびその製造方法
JPH07130782A (ja) ヒートシンク付きパッケージ型半導体装置の製造方法
JPH10321782A (ja) 樹脂封止型半導体装置
KR19990024353A (ko) 열 방출용 반도체 칩 패키지