JPH0284347U - - Google Patents
Info
- Publication number
- JPH0284347U JPH0284347U JP16410488U JP16410488U JPH0284347U JP H0284347 U JPH0284347 U JP H0284347U JP 16410488 U JP16410488 U JP 16410488U JP 16410488 U JP16410488 U JP 16410488U JP H0284347 U JPH0284347 U JP H0284347U
- Authority
- JP
- Japan
- Prior art keywords
- chip
- bump
- printed board
- bumps
- superimposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
- Wire Bonding (AREA)
Description
第1図は本考案の原理説明図、第2図は本考案
による一実施例の説明図で、aは平面図、bはa
のA―A′断面図、cは基板に実装した時の要部
側面図、第3図のa〜cは本考案のプリント板の
製造工程図、第4図は従来の説明図で、a,bは
側面断面図、を示す。
図において、1は第1のチツプ、2は第2のチ
ツプ、3は第1のバンプ、4は第2のバンプ、5
はプリント板、6はリードを示す。
Fig. 1 is an explanatory diagram of the principle of the present invention, and Fig. 2 is an explanatory diagram of an embodiment according to the present invention, where a is a plan view and b is a
c is a side view of the main part when mounted on a board, a to c in Fig. 3 is a manufacturing process diagram of the printed board of the present invention, and Fig. 4 is an explanatory diagram of the conventional method. ,b shows a side sectional view. In the figure, 1 is the first chip, 2 is the second chip, 3 is the first bump, 4 is the second bump, 5
indicates a printed board, and 6 indicates a lead.
Claims (1)
、第2のバンプ4が形成され、該第1のチツプ1
より外形の小さい第2のチツプ2と、パターン配
線を有する可撓性のプリント板5とを備え、 該第1のバンプ3と該第2のバンプ4とが同一
方向に配列されるよう該第1のチツプ1の中央部
に該第2のチツプ2が重ね合わせられると共に、 該プリント板5が該第2のチツプ2に重ね合わ
せられ、該第1と第2のバンプ3,4間の接続、
および、該第1と第2のバンプ3,4のそれぞれ
に入出力される信号の接続を行うリード6が該パ
ターン配線によつて形成されることを特徴とする
マルチチツプ構造。[Claims for Utility Model Registration] A first chip 1 on which a first bump 3 is formed, and a first chip 1 on which a second bump 4 is formed.
It includes a second chip 2 with a smaller outer diameter and a flexible printed board 5 having pattern wiring, and the first bump 3 and the second bump 4 are arranged in the same direction. The second chip 2 is superimposed on the center of the first chip 1, and the printed board 5 is superimposed on the second chip 2, and the connection between the first and second bumps 3 and 4 is established. ,
and a multi-chip structure characterized in that leads 6 for connecting signals input and output to each of the first and second bumps 3 and 4 are formed by the pattern wiring.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16410488U JPH0719165Y2 (en) | 1988-12-19 | 1988-12-19 | Multi-chip structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16410488U JPH0719165Y2 (en) | 1988-12-19 | 1988-12-19 | Multi-chip structure |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0284347U true JPH0284347U (en) | 1990-06-29 |
JPH0719165Y2 JPH0719165Y2 (en) | 1995-05-01 |
Family
ID=31449420
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16410488U Expired - Lifetime JPH0719165Y2 (en) | 1988-12-19 | 1988-12-19 | Multi-chip structure |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0719165Y2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013110442A (en) * | 2013-03-11 | 2013-06-06 | Fujitsu Semiconductor Ltd | Method of manufacturing semiconductor device |
US8748229B2 (en) | 2008-06-11 | 2014-06-10 | Fujitsu Semiconductor Limited | Manufacturing method including deformation of supporting board to accommodate semiconductor device |
-
1988
- 1988-12-19 JP JP16410488U patent/JPH0719165Y2/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8748229B2 (en) | 2008-06-11 | 2014-06-10 | Fujitsu Semiconductor Limited | Manufacturing method including deformation of supporting board to accommodate semiconductor device |
JP2013110442A (en) * | 2013-03-11 | 2013-06-06 | Fujitsu Semiconductor Ltd | Method of manufacturing semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JPH0719165Y2 (en) | 1995-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0284347U (en) | ||
JPH0284368U (en) | ||
JPS6230369U (en) | ||
JPS62134254U (en) | ||
JPH0348242U (en) | ||
JPH0229541U (en) | ||
JPS62114451U (en) | ||
JPH0227758U (en) | ||
JPH0241476U (en) | ||
JPS6076067U (en) | Connection structure of flexible circuit board | |
JPH0211337U (en) | ||
JPH01157425U (en) | ||
JPH01125541U (en) | ||
JPH0226269U (en) | ||
JPS63174483U (en) | ||
JPH0247034U (en) | ||
JPH02114932U (en) | ||
JPS63157934U (en) | ||
JPH0286174U (en) | ||
JPH01121946U (en) | ||
JPH0341937U (en) | ||
JPS63110051U (en) | ||
JPH01167079U (en) | ||
JPS6247171U (en) | ||
JPS62145361U (en) |