JPH0262982B2 - - Google Patents

Info

Publication number
JPH0262982B2
JPH0262982B2 JP55145300A JP14530080A JPH0262982B2 JP H0262982 B2 JPH0262982 B2 JP H0262982B2 JP 55145300 A JP55145300 A JP 55145300A JP 14530080 A JP14530080 A JP 14530080A JP H0262982 B2 JPH0262982 B2 JP H0262982B2
Authority
JP
Japan
Prior art keywords
read
signal
address
write
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP55145300A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5768954A (en
Inventor
Seiichi Yokozawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pioneer Corp
Original Assignee
Pioneer Electronic Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pioneer Electronic Corp filed Critical Pioneer Electronic Corp
Priority to JP55145300A priority Critical patent/JPS5768954A/ja
Publication of JPS5768954A publication Critical patent/JPS5768954A/ja
Publication of JPH0262982B2 publication Critical patent/JPH0262982B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP55145300A 1980-10-17 1980-10-17 Memory controller Granted JPS5768954A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55145300A JPS5768954A (en) 1980-10-17 1980-10-17 Memory controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55145300A JPS5768954A (en) 1980-10-17 1980-10-17 Memory controller

Publications (2)

Publication Number Publication Date
JPS5768954A JPS5768954A (en) 1982-04-27
JPH0262982B2 true JPH0262982B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-12-27

Family

ID=15381950

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55145300A Granted JPS5768954A (en) 1980-10-17 1980-10-17 Memory controller

Country Status (1)

Country Link
JP (1) JPS5768954A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59228441A (ja) * 1983-06-10 1984-12-21 Nec Home Electronics Ltd Ｐｃｍ記録再生装置のクロツク形成回路
JPH01162925A (ja) * 1987-12-18 1989-06-27 Fujitsu Ltd 非同期式速度変換回路

Also Published As

Publication number Publication date
JPS5768954A (en) 1982-04-27

Similar Documents

Publication Publication Date Title
US4577319A (en) Error flag processor
EP0140456A1 (en) Data processing system in which unreliable words in the memory are replaced by an unreliability indicator
JPS63269834A (ja) アドレス発生回路
JPH0262982B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4885750A (en) Method and apparatus for error correction
JPS63108566A (ja) デイジタルミユ−テイング回路
JPS6288490A (ja) テレテキスト信号処理回路
JP2655495B2 (ja) Ａｔｍセルフォーマット変換回路
US6356611B1 (en) Bit rate control interface for the recording and/or reading of digital data
US5500825A (en) Parallel data outputting storage circuit
JP2000022649A (ja) 再サンプリング装置
JPS5833737B2 (ja) ドウキカホウシキ
US5297100A (en) Address control system for a RAM in a digital audio set
JPS5836037A (ja) Ｐｃｍ信号伝送方式
JP2508861B2 (ja) ワ―ド多重時間スイッチ
JPS5941618B2 (ja) 同期クロツク発生回路
KR0128055Y1 (ko) 디투 맥 패킷 시스템에서의 음향데이타 에러정정장치
JP2917583B2 (ja) スタッフ同期回路
JP2669344B2 (ja) 信号検出回路
JPS5934025B2 (ja) バツフアメモリ回路
JPS5812780B2 (ja) 調歩同期回路
JPH0352694B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0379890B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS59191951A (ja) 異速度信号多重変換装置
JPS6342896B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)