JPH0250665B2 - - Google Patents

Info

Publication number
JPH0250665B2
JPH0250665B2 JP59067528A JP6752884A JPH0250665B2 JP H0250665 B2 JPH0250665 B2 JP H0250665B2 JP 59067528 A JP59067528 A JP 59067528A JP 6752884 A JP6752884 A JP 6752884A JP H0250665 B2 JPH0250665 B2 JP H0250665B2
Authority
JP
Japan
Prior art keywords
clock
signal
data
receiving
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59067528A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60211558A (ja
Inventor
Takashi Okonogi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP59067528A priority Critical patent/JPS60211558A/ja
Publication of JPS60211558A publication Critical patent/JPS60211558A/ja
Publication of JPH0250665B2 publication Critical patent/JPH0250665B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
JP59067528A 1984-04-06 1984-04-06 デ−タ転送方式 Granted JPS60211558A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59067528A JPS60211558A (ja) 1984-04-06 1984-04-06 デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59067528A JPS60211558A (ja) 1984-04-06 1984-04-06 デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS60211558A JPS60211558A (ja) 1985-10-23
JPH0250665B2 true JPH0250665B2 (enrdf_load_html_response) 1990-11-05

Family

ID=13347565

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59067528A Granted JPS60211558A (ja) 1984-04-06 1984-04-06 デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS60211558A (enrdf_load_html_response)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5630112A (en) * 1991-06-19 1997-05-13 Kabushiki Kaisha Toshiba System using timing information contained in data read from reproduction unit controlled by first oscillator to vary frequency of independent system clock signal
JP3489147B2 (ja) * 1993-09-20 2004-01-19 株式会社日立製作所 データ転送方式
WO2004046943A1 (ja) * 2002-11-19 2004-06-03 Fujitsu Limited 信号処理回路
WO2015132866A1 (ja) * 2014-03-04 2015-09-11 三菱電機株式会社 同期機能付き装置及び通信システム及び同期方法

Also Published As

Publication number Publication date
JPS60211558A (ja) 1985-10-23

Similar Documents

Publication Publication Date Title
US4606050A (en) System for detecting and recovering a transmitted signal
EP0410297A1 (en) Circuit to be used in data transmission systems, which regenerates the clock signal starting from a given message
US4215348A (en) Method of and system for synchronizing data reception and retransmission aboard communication satellite
JPH0358263A (ja) データ転送同期装置及び方法
JPH0250665B2 (enrdf_load_html_response)
US6895484B2 (en) Receiver for a memory controller and method thereof
US5825834A (en) Fast response system implementing a sampling clock for extracting stable clock information from a serial data stream with defined jitter characeristics and method therefor
US4242754A (en) Clock recovery system for data receiver
US7161986B2 (en) Data transmission system and data transmitter/receiver for use therein, and method thereof
JPS6012850B2 (ja) サンプリング時刻の同期方式
JPH0669937A (ja) ループ型伝送路における遅延時間差補正方法および装置
JP3463212B2 (ja) データ伝達装置
SU1213434A1 (ru) Цифровой фазовращатель
SU1474658A1 (ru) Устройство ввода асинхронного цифрового потока
JPH0223058B2 (enrdf_load_html_response)
JPH01146442A (ja) ビデオデータ伝送方式
JPH04284744A (ja) 位相差吸収装置
JPS5828982B2 (ja) デイジタル信号再生中継装置
SU1215167A1 (ru) Устройство дл синхронизации импульсов
JPH037172B2 (enrdf_load_html_response)
JPS6411980B2 (enrdf_load_html_response)
SU1172047A1 (ru) Устройство дл передачи и приема цифровых сигналов
SU1282198A2 (ru) Устройство дл воспроизведени цифровой информации с магнитного носител
JPS59221045A (ja) デ−タ送受信タイミング制御方式
JPH0922395A (ja) Scsiバス中継装置