JPH0223058B2 - - Google Patents

Info

Publication number
JPH0223058B2
JPH0223058B2 JP57160370A JP16037082A JPH0223058B2 JP H0223058 B2 JPH0223058 B2 JP H0223058B2 JP 57160370 A JP57160370 A JP 57160370A JP 16037082 A JP16037082 A JP 16037082A JP H0223058 B2 JPH0223058 B2 JP H0223058B2
Authority
JP
Japan
Prior art keywords
clock
clock signal
pulse
phase
transmitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57160370A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5949036A (ja
Inventor
Kazuhiko Nakane
Mikio Ide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Heavy Industries Ltd
Original Assignee
Mitsubishi Heavy Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Heavy Industries Ltd filed Critical Mitsubishi Heavy Industries Ltd
Priority to JP57160370A priority Critical patent/JPS5949036A/ja
Publication of JPS5949036A publication Critical patent/JPS5949036A/ja
Publication of JPH0223058B2 publication Critical patent/JPH0223058B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP57160370A 1982-09-14 1982-09-14 デイジタル位相制御同期装置 Granted JPS5949036A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57160370A JPS5949036A (ja) 1982-09-14 1982-09-14 デイジタル位相制御同期装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57160370A JPS5949036A (ja) 1982-09-14 1982-09-14 デイジタル位相制御同期装置

Publications (2)

Publication Number Publication Date
JPS5949036A JPS5949036A (ja) 1984-03-21
JPH0223058B2 true JPH0223058B2 (enrdf_load_html_response) 1990-05-22

Family

ID=15713502

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57160370A Granted JPS5949036A (ja) 1982-09-14 1982-09-14 デイジタル位相制御同期装置

Country Status (1)

Country Link
JP (1) JPS5949036A (enrdf_load_html_response)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59230596A (ja) * 1983-06-14 1984-12-25 松下電器産業株式会社 ミシン駆動装置
SE445652B (sv) * 1984-03-30 1986-07-07 Husqvarna Ab Elektronisk symaskin forsedd med organ for metning av arbetsmaterialets tjocklek och/eller elasticitet
JPH062193B2 (ja) * 1984-08-03 1994-01-12 蛇の目ミシン工業株式会社 電子ミシンにおける裁縫条件制限装置

Also Published As

Publication number Publication date
JPS5949036A (ja) 1984-03-21

Similar Documents

Publication Publication Date Title
JPH055710Y2 (enrdf_load_html_response)
EP3748512B1 (en) Method for a slave device for calibrating its output timing, method for a master device for enabling a slave device to calibrate its output timing, master device and slave device
EP0081750A1 (en) Self-clocking serial decoder
GB1047639A (en) Improvements in or relating to time division transmission systems
US3819853A (en) System for synchronous data transmission through a digital transmission channel
EP0066620B1 (en) Circuit for clock recovery
JPH0223058B2 (enrdf_load_html_response)
US4153814A (en) Transition coding method for synchronous binary information and encoder and decoder employing the method
US5163072A (en) Optical communications transmitter and receiver
JPH06507769A (ja) クロック同期方法および回路
US20020080899A1 (en) Arrangement for capturing data
US4855735A (en) Recovery of data clock signals
US5025459A (en) Optical communications transmitter and receiver
US4327442A (en) Clock recovery device
CA1285340C (en) Digital data multiple conversion system for converting data having a frequency to data having another frequency by a digital stuffingmethod
JPS60211558A (ja) デ−タ転送方式
JPS6058616B2 (ja) 通信装置
US3529291A (en) Synchronized sequence detector
JPS5819056A (ja) クロツク再生回路
SU1474658A1 (ru) Устройство ввода асинхронного цифрового потока
GB1261749A (en) Testing digital signal links
JPS6265535A (ja) クロツク非同期デ−タ検出方式
SU1035828A1 (ru) Синхрогенератор приемной части телевизионных систем
JPH0153821B2 (enrdf_load_html_response)
KR910006000B1 (ko) 고속 데이타-클럭동기프로세서