JPH0245224B2 - - Google Patents

Info

Publication number
JPH0245224B2
JPH0245224B2 JP59215141A JP21514184A JPH0245224B2 JP H0245224 B2 JPH0245224 B2 JP H0245224B2 JP 59215141 A JP59215141 A JP 59215141A JP 21514184 A JP21514184 A JP 21514184A JP H0245224 B2 JPH0245224 B2 JP H0245224B2
Authority
JP
Japan
Prior art keywords
wiring pattern
wiring
pattern
pin insertion
grid
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59215141A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6194395A (ja
Inventor
Masahiko Adachi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59215141A priority Critical patent/JPS6194395A/ja
Publication of JPS6194395A publication Critical patent/JPS6194395A/ja
Publication of JPH0245224B2 publication Critical patent/JPH0245224B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
JP59215141A 1984-10-16 1984-10-16 プリント板上の配線パタ−ン作成方法 Granted JPS6194395A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59215141A JPS6194395A (ja) 1984-10-16 1984-10-16 プリント板上の配線パタ−ン作成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59215141A JPS6194395A (ja) 1984-10-16 1984-10-16 プリント板上の配線パタ−ン作成方法

Publications (2)

Publication Number Publication Date
JPS6194395A JPS6194395A (ja) 1986-05-13
JPH0245224B2 true JPH0245224B2 (enrdf_load_stackoverflow) 1990-10-08

Family

ID=16667369

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59215141A Granted JPS6194395A (ja) 1984-10-16 1984-10-16 プリント板上の配線パタ−ン作成方法

Country Status (1)

Country Link
JP (1) JPS6194395A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2783542B2 (ja) * 1988-03-17 1998-08-06 日立ソフトウェアエンジニアリング株式会社 図形処理装置の座標入力方法
JPH01237881A (ja) * 1988-03-18 1989-09-22 Fujitsu Ltd 自動配線処理装置

Also Published As

Publication number Publication date
JPS6194395A (ja) 1986-05-13

Similar Documents

Publication Publication Date Title
KR900003832B1 (ko) 반도체 집적회로장치의 배선방법
KR100384805B1 (ko) 반도체 장치, 그 설계 방법, 및 그 설계 프로그램을저장한 기록 매체
US7698679B2 (en) Method and apparatus for automatic routing yield optimization
JPH05120373A (ja) 設計検証装置
JPH0245224B2 (enrdf_load_stackoverflow)
JPS63318141A (ja) 半導体装置
JPH0644594B2 (ja) 半導体集積回路
EP0158222A2 (en) Semiconductor integrated circuit having multiple-layered connection
JP2566788B2 (ja) プリント板の配線方式
JP3088663B2 (ja) 多層配線の自動配線方法
JP2927319B2 (ja) 配線情報加工方式
JPS5980957A (ja) 半導体装置
JP3133571B2 (ja) 半導体集積回路の自動レイアウト方法
JPH01286441A (ja) アナログｉｃのレイアウト設計方式
JPH11312184A (ja) Ｃａｄシステムおよびティアドロップ作成方法
JPS6355783B2 (enrdf_load_stackoverflow)
JPS60121756A (ja) 半導体集積回路装置
JPS62241362A (ja) 集積回路チツプケ−ス
JPH0227732A (ja) 低抵抗配線接続加工方法
JPH0431148B2 (enrdf_load_stackoverflow)
JPH01304583A (ja) 集積回路の配線設計方法
JPS6386492A (ja) プリント基板自動配線方法
JPS63260150A (ja) 集積回路の配置設計方法
JPH07321210A (ja) 半導体集積回路装置及びその製造方法
JPS60194592A (ja) プリント配線基板の配線方法