JPH0234458B2 - - Google Patents
Info
- Publication number
- JPH0234458B2 JPH0234458B2 JP58044733A JP4473383A JPH0234458B2 JP H0234458 B2 JPH0234458 B2 JP H0234458B2 JP 58044733 A JP58044733 A JP 58044733A JP 4473383 A JP4473383 A JP 4473383A JP H0234458 B2 JPH0234458 B2 JP H0234458B2
- Authority
- JP
- Japan
- Prior art keywords
- internal terminal
- branched
- chip
- tip
- internal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
- H01L2224/05554—Shape in top view being square
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58044733A JPS59171152A (ja) | 1983-03-17 | 1983-03-17 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58044733A JPS59171152A (ja) | 1983-03-17 | 1983-03-17 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59171152A JPS59171152A (ja) | 1984-09-27 |
JPH0234458B2 true JPH0234458B2 (en, 2012) | 1990-08-03 |
Family
ID=12699642
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58044733A Granted JPS59171152A (ja) | 1983-03-17 | 1983-03-17 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59171152A (en, 2012) |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51138179A (en) * | 1975-05-23 | 1976-11-29 | Seiko Instr & Electronics Ltd | Semi-conductor device |
JPS54154970A (en) * | 1978-05-26 | 1979-12-06 | Kyushu Nippon Electric | Semiconductor device |
JPS5571030A (en) * | 1978-11-24 | 1980-05-28 | Hitachi Ltd | Mounting system for semiconductor device |
JPS56103458A (en) * | 1980-01-21 | 1981-08-18 | Nec Corp | Hybrid ic device |
JPS572535A (en) * | 1980-06-06 | 1982-01-07 | Hitachi Ltd | Lead structure |
JPS57208184A (en) * | 1981-06-17 | 1982-12-21 | Hitachi Ltd | Semiconductor device |
JPS593960A (ja) * | 1982-06-29 | 1984-01-10 | Toshiba Corp | 半導体装置 |
JPS5910240A (ja) * | 1982-07-09 | 1984-01-19 | Nec Corp | 半導体装置 |
JPS5878448A (ja) * | 1982-10-18 | 1983-05-12 | Hitachi Ltd | 集積回路 |
-
1983
- 1983-03-17 JP JP58044733A patent/JPS59171152A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59171152A (ja) | 1984-09-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2537014B2 (ja) | 電子素子用リ―ドフレ―ム・パッケ―ジ | |
JP3154579B2 (ja) | 半導体素子搭載用のリードフレーム | |
US5545920A (en) | Leadframe-over-chip having off-chip conducting leads for increased bond pad connectivity | |
JP2568748B2 (ja) | 半導体装置 | |
JP2979930B2 (ja) | 電力用半導体装置のパッケージ | |
KR0135734B1 (ko) | 반도체장치 | |
JP3493118B2 (ja) | 半導体素子及び半導体装置 | |
KR950010046B1 (ko) | 경사 주변 회로를 가진 집적회로 장치 | |
JPH0234458B2 (en, 2012) | ||
JP3150560B2 (ja) | 半導体装置 | |
JPS59139660A (ja) | 半導体装置 | |
JPS5854646A (ja) | 混成集積回路装置 | |
JPH0618246B2 (ja) | 半導体装置 | |
EP4492460A1 (en) | Semiconductor module, power conversion device, and method for manufacturing semiconductor module | |
JP2006186053A (ja) | 積層型半導体装置 | |
JP2788196B2 (ja) | Icカード用ic基板 | |
EP0459502B1 (en) | Semiconductor integrated circuit device | |
JP3706379B2 (ja) | 半導体ペレット | |
JPS61120489A (ja) | フラツトパツケ−ジ型ic実装用基板 | |
JP3175420B2 (ja) | Icチップの実装方法 | |
JPH0730061A (ja) | 混成集積回路装置 | |
JPH0794661A (ja) | 集積回路装置 | |
JP2000012770A (ja) | 半導体装置およびその製造方法 | |
JPH0325013B2 (en, 2012) | ||
JPS6143437A (ja) | 半導体装置 |