JPH0216009B2 - - Google Patents
Info
- Publication number
- JPH0216009B2 JPH0216009B2 JP58194894A JP19489483A JPH0216009B2 JP H0216009 B2 JPH0216009 B2 JP H0216009B2 JP 58194894 A JP58194894 A JP 58194894A JP 19489483 A JP19489483 A JP 19489483A JP H0216009 B2 JPH0216009 B2 JP H0216009B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- tape carrier
- tape
- punching
- punched
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 22
- 238000000034 method Methods 0.000 claims description 17
- 238000004519 manufacturing process Methods 0.000 claims description 10
- 238000005520 cutting process Methods 0.000 claims description 3
- 238000003860 storage Methods 0.000 description 14
- 238000004080 punching Methods 0.000 description 13
- 239000004020 conductor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 238000007665 sagging Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/79—Apparatus for Tape Automated Bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/86—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using tape automated bonding [TAB]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58194894A JPS6086839A (ja) | 1983-10-18 | 1983-10-18 | テ−プキヤリア方式を用いた半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58194894A JPS6086839A (ja) | 1983-10-18 | 1983-10-18 | テ−プキヤリア方式を用いた半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6086839A JPS6086839A (ja) | 1985-05-16 |
| JPH0216009B2 true JPH0216009B2 (enrdf_load_html_response) | 1990-04-13 |
Family
ID=16332093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58194894A Granted JPS6086839A (ja) | 1983-10-18 | 1983-10-18 | テ−プキヤリア方式を用いた半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6086839A (enrdf_load_html_response) |
-
1983
- 1983-10-18 JP JP58194894A patent/JPS6086839A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6086839A (ja) | 1985-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3024457B2 (ja) | 電子部品実装装置および電子部品実装方法 | |
| CN109524313B (zh) | 半导体制造装置、半导体器件的制造方法及筒夹 | |
| JP2015076410A (ja) | ボンディング方法及びダイボンダ | |
| JPH0216009B2 (enrdf_load_html_response) | ||
| US4868978A (en) | Method and apparatus for equipping substrates with micropacks | |
| JPH02273944A (ja) | リード付き半導体素子の製造方法 | |
| JP3767847B2 (ja) | リングフレームへの接着テープ貼着方法及び装置 | |
| JP2000091403A (ja) | ダイピックアップ方法およびそれを用いた半導体製造装置ならびに半導体装置の製造方法 | |
| KR0182506B1 (ko) | 동시에 절단된 반도체 칩을 이용한 고밀도 실장형 패키지 및 그 제조 방법 | |
| JP2767277B2 (ja) | インナーリードボンダ | |
| JP2841761B2 (ja) | フイルムキヤリアテープの打抜方法 | |
| JPS6144431Y2 (enrdf_load_html_response) | ||
| JPS61101034A (ja) | 半導体装置製造システム | |
| KR100377466B1 (ko) | 반도체패키지용 써킷테이프의 라미네이션 장치 및 그 방법 | |
| JPS5933975B2 (ja) | 半導体搭載装置 | |
| JP2639953B2 (ja) | 半導体製造装置 | |
| JP2911365B2 (ja) | 半導体部品製造用リードフレームにおけるモールド部の成形装置 | |
| JPS60189297A (ja) | テ−プからチツプを取り出す方法 | |
| JPH07109026A (ja) | リードフレームの供給方法及びその装置 | |
| JPS6364900B2 (enrdf_load_html_response) | ||
| JPH0521443U (ja) | Ｔａｂ型半導体装置の組立装置 | |
| JP2000188367A (ja) | 半導体パッケージの製造方法 | |
| JP3481889B2 (ja) | リード切断装置及びリード切断方法 | |
| JPH04345043A (ja) | フィルムキャリアテープ | |
| JPS63257235A (ja) | 打抜き装置 |