JPH021378B2 - - Google Patents

Info

Publication number
JPH021378B2
JPH021378B2 JP59015648A JP1564884A JPH021378B2 JP H021378 B2 JPH021378 B2 JP H021378B2 JP 59015648 A JP59015648 A JP 59015648A JP 1564884 A JP1564884 A JP 1564884A JP H021378 B2 JPH021378 B2 JP H021378B2
Authority
JP
Japan
Prior art keywords
fet
inverter circuit
gate width
circuits
present
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59015648A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60160649A (ja
Inventor
Tomoyuki Ootsuka
Shunichi Kasahara
Kazuo Iguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59015648A priority Critical patent/JPS60160649A/ja
Publication of JPS60160649A publication Critical patent/JPS60160649A/ja
Publication of JPH021378B2 publication Critical patent/JPH021378B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0952—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using Schottky type FET MESFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP59015648A 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路 Granted JPS60160649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59015648A JPS60160649A (ja) 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59015648A JPS60160649A (ja) 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路

Publications (2)

Publication Number Publication Date
JPS60160649A JPS60160649A (ja) 1985-08-22
JPH021378B2 true JPH021378B2 (enrdf_load_stackoverflow) 1990-01-11

Family

ID=11894535

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59015648A Granted JPS60160649A (ja) 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路

Country Status (1)

Country Link
JP (1) JPS60160649A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03119179U (enrdf_load_stackoverflow) * 1990-03-22 1991-12-09

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03119179U (enrdf_load_stackoverflow) * 1990-03-22 1991-12-09

Also Published As

Publication number Publication date
JPS60160649A (ja) 1985-08-22

Similar Documents

Publication Publication Date Title
US6188260B1 (en) Master-slave flip-flop and method
JPS62169359A (ja) Ｃｍｏｓ入力バツフア回路
US4724342A (en) Push-pull DCFL driver circuit
GB2081041A (en) Logic circuit arrangement
JPS5975721A (ja) 信号入力回路およびその制御方法
JPH021378B2 (enrdf_load_stackoverflow)
US5982198A (en) Free inverter circuit
Cathelin et al. A 3.5 GHz self-aligned single-clocked binary frequency divider on GaAs
JPS62159910A (ja) 半導体集積回路
JPS61125224A (ja) 半導体回路装置
JP3418993B2 (ja) 半導体集積回路
JP3304110B2 (ja) 半導体記憶回路
JP2830244B2 (ja) トライステートバッファ回路
JPS60152117A (ja) シユミツト回路
JPS6083419A (ja) 出力バツフア回路
JPS6153814A (ja) ラツチ回路
JPS6094740A (ja) マスタ−スライスｉｃ
JPS62117415A (ja) 論理回路
JPH0363713A (ja) 半導体回路
JPH01202921A (ja) 半導体論理回路
JPS6119231A (ja) 半導体集積回路素子の入力回路装置
JPS5979632A (ja) ラツチ回路
JPS6334798A (ja) ラツチ回路
JPH03153122A (ja) レベル変換回路
JPH04271516A (ja) 半導体集積回路装置