JPS60160649A - Ｆｅｔインバ−タ回路 - Google Patents

Ｆｅｔインバ−タ回路

Info

Publication number
JPS60160649A
JPS60160649A JP59015648A JP1564884A JPS60160649A JP S60160649 A JPS60160649 A JP S60160649A JP 59015648 A JP59015648 A JP 59015648A JP 1564884 A JP1564884 A JP 1564884A JP S60160649 A JPS60160649 A JP S60160649A
Authority
JP
Japan
Prior art keywords
fet
gate width
inverter circuit
tpd
ratio
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59015648A
Other languages
English (en)
Japanese (ja)
Other versions
JPH021378B2 (enrdf_load_stackoverflow
Inventor
Tomoyuki Otsuka
友行 大塚
Shunichi Kasahara
俊一 笠原
Kazuo Iguchi
一雄 井口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59015648A priority Critical patent/JPS60160649A/ja
Publication of JPS60160649A publication Critical patent/JPS60160649A/ja
Publication of JPH021378B2 publication Critical patent/JPH021378B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H03K19/01707—Modifications for accelerating switching in field-effect transistor circuits in asynchronous circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0952—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using Schottky type FET MESFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP59015648A 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路 Granted JPS60160649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59015648A JPS60160649A (ja) 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59015648A JPS60160649A (ja) 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路

Publications (2)

Publication Number Publication Date
JPS60160649A true JPS60160649A (ja) 1985-08-22
JPH021378B2 JPH021378B2 (enrdf_load_stackoverflow) 1990-01-11

Family

ID=11894535

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59015648A Granted JPS60160649A (ja) 1984-01-31 1984-01-31 Ｆｅｔインバ−タ回路

Country Status (1)

Country Link
JP (1) JPS60160649A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03119179U (enrdf_load_stackoverflow) * 1990-03-22 1991-12-09

Also Published As

Publication number Publication date
JPH021378B2 (enrdf_load_stackoverflow) 1990-01-11

Similar Documents

Publication Publication Date Title
KR940005506B1 (ko) 플립플롭회로
US6175248B1 (en) Pulse width distortion correction logic level converter
JPS61276197A (ja) Ｃｍｏｓアドレス遷移検出器および回路
JPS60160649A (ja) Ｆｅｔインバ−タ回路
JPS5975721A (ja) 信号入力回路およびその制御方法
US20060176096A1 (en) Power supply insensitive delay element
JPS60116224A (ja) 半導体集積回路装置
JPH08172348A (ja) 出力バッファ回路
JP2601978B2 (ja) Ｔｔｌ入力信号レベルを変換するためのｃｍｏｓレシーバ回路
JPS61125224A (ja) 半導体回路装置
Hayashi et al. Small access time scattering GaAs SRAM technology using bootstrap circuits
US7173475B1 (en) Signal transmission amplifier circuit
JPS6022825A (ja) 高速半導体装置
KR900008101B1 (ko) 트라이 스테이트 인버터를 이용한 플립플롭
JPH02257317A (ja) 電流源回路
JPS6083419A (ja) 出力バツフア回路
JPH0234019A (ja) トグル型フリップフロップ回路
SU1465940A1 (ru) Триггер на МДП-транзисторах
Martin et al. Current-mode differential logic circuits for low power digital systems
JPS6153814A (ja) ラツチ回路
KR930008084Y1 (ko) 어드레스 천이 검출회로
CN118300607A (zh) 包含低压差线性稳压器和tdc的电路系统
JPS62276924A (ja) 論理集積回路
Zhu et al. Analysis and experimental results of a CVTL buffer design
Karasawa et al. Design and examination of a multiple-valued flip-flop circuit with stair shaped IV curved device as a coupling element