JPH0160862B2 - - Google Patents
Info
- Publication number
- JPH0160862B2 JPH0160862B2 JP10650881A JP10650881A JPH0160862B2 JP H0160862 B2 JPH0160862 B2 JP H0160862B2 JP 10650881 A JP10650881 A JP 10650881A JP 10650881 A JP10650881 A JP 10650881A JP H0160862 B2 JPH0160862 B2 JP H0160862B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- data transfer
- fifo
- signal
- transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10650881A JPS588344A (ja) | 1981-07-08 | 1981-07-08 | デ−タ転送方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10650881A JPS588344A (ja) | 1981-07-08 | 1981-07-08 | デ−タ転送方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS588344A JPS588344A (ja) | 1983-01-18 |
| JPH0160862B2 true JPH0160862B2 (enrdf_load_stackoverflow) | 1989-12-26 |
Family
ID=14435362
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10650881A Granted JPS588344A (ja) | 1981-07-08 | 1981-07-08 | デ−タ転送方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS588344A (enrdf_load_stackoverflow) |
-
1981
- 1981-07-08 JP JP10650881A patent/JPS588344A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS588344A (ja) | 1983-01-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0489504B1 (en) | Bidirectional FIFO buffer for interfacing between two buses | |
| US4271466A (en) | Direct memory access control system with byte/word control of data bus | |
| JP2004171209A (ja) | 共有メモリデータ転送装置 | |
| US5426737A (en) | Direct memory access for data transfer within an I/O device | |
| US5062073A (en) | Input output control system using a fifo to record access information of control registers by a master device | |
| JPH0160862B2 (enrdf_load_stackoverflow) | ||
| JPS581454B2 (ja) | 入出力制御方式 | |
| JP2727514B2 (ja) | 転送先ｉｄ指定回路 | |
| JPH0553902A (ja) | メモリ制御回路 | |
| KR100567147B1 (ko) | 데이터전송방법및장치 | |
| JPH0222748A (ja) | 不揮発生メモリ制御回路 | |
| JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
| JP3241072B2 (ja) | コンピュータシステム | |
| JP3028998B2 (ja) | Ｄｍａ転送回路 | |
| JPH0131225B2 (enrdf_load_stackoverflow) | ||
| JPH02211571A (ja) | 情報処理装置 | |
| JPH02301851A (ja) | システムバスアクセス方式 | |
| JPH0310354A (ja) | データ転送制御システム | |
| JPH036762A (ja) | イメージメモリのダイレクトアクセス方法 | |
| JPH01259441A (ja) | バスインタフエース装置 | |
| JPH01195563A (ja) | バス制御装置 | |
| JPH0786852B2 (ja) | Ｉ／ｏプロセッサのデータ転送方式 | |
| KR20000060513A (ko) | 인터페이스 장치 | |
| JPH04120648A (ja) | 共通バス接続装置 | |
| JPS61267852A (ja) | デ−タ・バス変換方式 |