JPS588344A - デ−タ転送方式 - Google Patents
デ−タ転送方式Info
- Publication number
- JPS588344A JPS588344A JP10650881A JP10650881A JPS588344A JP S588344 A JPS588344 A JP S588344A JP 10650881 A JP10650881 A JP 10650881A JP 10650881 A JP10650881 A JP 10650881A JP S588344 A JPS588344 A JP S588344A
- Authority
- JP
- Japan
- Prior art keywords
- fifo
- data
- data transfer
- signal
- transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10650881A JPS588344A (ja) | 1981-07-08 | 1981-07-08 | デ−タ転送方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10650881A JPS588344A (ja) | 1981-07-08 | 1981-07-08 | デ−タ転送方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS588344A true JPS588344A (ja) | 1983-01-18 |
| JPH0160862B2 JPH0160862B2 (enrdf_load_stackoverflow) | 1989-12-26 |
Family
ID=14435362
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10650881A Granted JPS588344A (ja) | 1981-07-08 | 1981-07-08 | デ−タ転送方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS588344A (enrdf_load_stackoverflow) |
-
1981
- 1981-07-08 JP JP10650881A patent/JPS588344A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0160862B2 (enrdf_load_stackoverflow) | 1989-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2573566B2 (ja) | バスコンバータ | |
| US4514808A (en) | Data transfer system for a data processing system provided with direct memory access units | |
| US3930236A (en) | Small micro program data processing system employing multi-syllable micro instructions | |
| WO1998048357A1 (fr) | Procede et dispositif de transfert de donnees | |
| KR970003321B1 (ko) | 코프로세서 지정 시스템 | |
| JP4373255B2 (ja) | ダイレクトメモリアクセス制御装置および方法 | |
| JP2013092852A (ja) | バス接続回路、半導体装置及びバス接続回路の動作方法 | |
| JP2754825B2 (ja) | マイクロプロセッサ | |
| JPS588344A (ja) | デ−タ転送方式 | |
| US11106587B2 (en) | Memory cache-line bounce reduction for shared I/O ring structures | |
| US5561818A (en) | Microprocessor and data processing system for data transfer using a register file | |
| JP2669911B2 (ja) | Ｄｍａコントローラおよび情報処理システム | |
| JP2711840B2 (ja) | データ転送制御装置 | |
| JPS60254267A (ja) | デ−タ転送方式 | |
| JP2741514B2 (ja) | マルチｃｐｕシステム | |
| JPH0222748A (ja) | 不揮発生メモリ制御回路 | |
| JPH04181454A (ja) | データアクセス制御装置 | |
| JPS6395540A (ja) | メモリインタフエ−ス回路 | |
| JPH03220628A (ja) | マイクロコンピュータ | |
| JPS6122330B2 (enrdf_load_stackoverflow) | ||
| CN117971349A (zh) | 计算设备、为计算设备配置虚拟寄存器的方法、控制设备、计算机可读存储介质和计算机程序产品 | |
| JP3000977U (ja) | 入出力インタフェース装置 | |
| JPS60159958A (ja) | デ−タ転送制御回路 | |
| JPH01100653A (ja) | Ｉ／ｏプロセッサのデータ転送方式 | |
| JP2001014214A (ja) | メモリ共有方法、およびこの方法を使用したマルチプロセッサ設備 |