JPH0159766B2 - - Google Patents

Info

Publication number
JPH0159766B2
JPH0159766B2 JP59264738A JP26473884A JPH0159766B2 JP H0159766 B2 JPH0159766 B2 JP H0159766B2 JP 59264738 A JP59264738 A JP 59264738A JP 26473884 A JP26473884 A JP 26473884A JP H0159766 B2 JPH0159766 B2 JP H0159766B2
Authority
JP
Japan
Prior art keywords
data
memory cell
cell array
signal
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59264738A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61142814A (ja
Inventor
Masahiko Yoshimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP59264738A priority Critical patent/JPS61142814A/ja
Priority to DE19853543911 priority patent/DE3543911A1/de
Priority to NL8503451A priority patent/NL8503451A/nl
Publication of JPS61142814A publication Critical patent/JPS61142814A/ja
Priority to US07/169,066 priority patent/US4849937A/en
Publication of JPH0159766B2 publication Critical patent/JPH0159766B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Networks Using Active Elements (AREA)
JP59264738A 1984-12-14 1984-12-14 デイジタル遅延装置 Granted JPS61142814A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP59264738A JPS61142814A (ja) 1984-12-14 1984-12-14 デイジタル遅延装置
DE19853543911 DE3543911A1 (de) 1984-12-14 1985-12-12 Digitale verzoegerungseinheit
NL8503451A NL8503451A (nl) 1984-12-14 1985-12-16 Digitale vertragingseenheid.
US07/169,066 US4849937A (en) 1984-12-14 1988-03-17 Digital delay unit with interleaved memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59264738A JPS61142814A (ja) 1984-12-14 1984-12-14 デイジタル遅延装置

Publications (2)

Publication Number Publication Date
JPS61142814A JPS61142814A (ja) 1986-06-30
JPH0159766B2 true JPH0159766B2 (fr) 1989-12-19

Family

ID=17407483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59264738A Granted JPS61142814A (ja) 1984-12-14 1984-12-14 デイジタル遅延装置

Country Status (1)

Country Link
JP (1) JPS61142814A (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02141560U (fr) * 1989-04-25 1990-11-28
JPH0394361U (fr) * 1990-01-16 1991-09-26

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2788729B2 (ja) * 1988-02-09 1998-08-20 日本電気アイシーマイコンシステム株式会社 制御信号発生回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56163594A (en) * 1980-05-15 1981-12-16 Canon Inc Memory control device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56163594A (en) * 1980-05-15 1981-12-16 Canon Inc Memory control device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02141560U (fr) * 1989-04-25 1990-11-28
JPH0394361U (fr) * 1990-01-16 1991-09-26

Also Published As

Publication number Publication date
JPS61142814A (ja) 1986-06-30

Similar Documents

Publication Publication Date Title
US4849937A (en) Digital delay unit with interleaved memory
EP0208325B1 (fr) Mémoire d'image
US5265049A (en) Serial access memory capable of reading data serially at a speed double the writing speed
US4789960A (en) Dual port video memory system having semi-synchronous data input and data output
JP3317187B2 (ja) 半導体記憶装置
JP2740097B2 (ja) クロック同期型半導体記憶装置およびそのアクセス方法
US4961169A (en) Method of and apparatus for generating variable time delay
JPH0636311B2 (ja) ２重ポートｖｒａｍメモリ
US6259651B1 (en) Method for generating a clock phase signal for controlling operation of a DRAM array
JP3086769B2 (ja) マルチポートフィールドメモリ
JPH0816882B2 (ja) 半導体記憶装置
JP2999869B2 (ja) メモリアクセス方式
US5383160A (en) Dynamic random access memory
JPH0934784A (ja) データ書込み回路、データ読出し回路及びデータ伝送装置
JPH0159766B2 (fr)
JPH07121430A (ja) デジタル映像信号処理用メモリシステム
JP2501101B2 (ja) 画像メモリ
EP0924707A2 (fr) Architecture de mémoire RAM dynamique synchrone en mode de rafale sequentiel
US6215706B1 (en) Fast structure dram
US6201729B1 (en) DRAM hidden row access method and apparatus
JP2615050B2 (ja) 半導体メモリ
JPH0380367B2 (fr)
JPH0713860B2 (ja) 半導体記憶装置
JPS6243888A (ja) デユアルポ−トメモリ
JP2629450B2 (ja) メモリ回路