JPH0150940B2 - - Google Patents

Info

Publication number
JPH0150940B2
JPH0150940B2 JP56503107A JP50310781A JPH0150940B2 JP H0150940 B2 JPH0150940 B2 JP H0150940B2 JP 56503107 A JP56503107 A JP 56503107A JP 50310781 A JP50310781 A JP 50310781A JP H0150940 B2 JPH0150940 B2 JP H0150940B2
Authority
JP
Japan
Prior art keywords
bus
message
signal
line
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56503107A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58501557A (ja
Inventor
Hanan Hotashu
Meru Zentaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
YUNISHISU CORP
YUNISHISU Ltd
Original Assignee
YUNISHISU CORP
YUNISHISU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by YUNISHISU CORP, YUNISHISU Ltd filed Critical YUNISHISU CORP
Publication of JPS58501557A publication Critical patent/JPS58501557A/ja
Publication of JPH0150940B2 publication Critical patent/JPH0150940B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/403—Bus networks with centralised control, e.g. polling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/378—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a parallel poll method
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/40143—Bus networks involving priority mechanisms
    • H04L12/4015—Bus networks involving priority mechanisms by scheduling the transmission of messages at the communication node
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40—Bus networks
    • H04L12/407—Bus networks with decentralised control
    • H04L12/417—Bus networks with decentralised control with deterministic access, e.g. token passing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Multi Processors (AREA)
  • Bus Control (AREA)
JP50310781A 1981-09-29 1981-09-29 データ処理システムにおけるバスの駆動方法 Granted JPS58501557A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/GB1981/000207 WO1983001314A1 (en) 1981-09-29 1981-09-29 Conversation bus for a data processing system

Publications (2)

Publication Number Publication Date
JPS58501557A JPS58501557A (ja) 1983-09-16
JPH0150940B2 true JPH0150940B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-11-01

Family

ID=10518808

Family Applications (1)

Application Number Title Priority Date Filing Date
JP50310781A Granted JPS58501557A (ja) 1981-09-29 1981-09-29 データ処理システムにおけるバスの駆動方法

Country Status (2)

Country Link
JP (1) JPS58501557A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
WO (1) WO1983001314A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4038644A (en) * 1975-11-19 1977-07-26 Ncr Corporation Destination selection apparatus for a bus oriented computer system
US4319338A (en) * 1979-12-12 1982-03-09 Allen-Bradley Company Industrial communications network with mastership determined by need
JPS56108103A (en) * 1980-01-31 1981-08-27 Toshiba Corp Data transmission system of digital control device

Also Published As

Publication number Publication date
WO1983001314A1 (en) 1983-04-14
JPS58501557A (ja) 1983-09-16

Similar Documents

Publication Publication Date Title
US4380052A (en) Single transmission bus data network employing a daisy-chained bus data assignment control line which can bypass non-operating stations
US4342995A (en) Data network employing a single transmission bus for overlapping data transmission and acknowledgment signals
US4458314A (en) Circuitry for allocating access to a demand shared bus
US4680581A (en) Local area network special function frames
US4408300A (en) Single transmission bus data network employing an expandable daisy-chained bus assignment control line
JPS602813B2 (ja) コンピュ−タ間通信方法及びそのシステム
JPS5936772B2 (ja) デ−タ処理システム
US5097410A (en) Multimode data system for transferring control and data information in an i/o subsystem
JPS60186956A (ja) デジタルデ−タ処理システムの入／出力部のためのバツフア装置
US4488232A (en) Self-adjusting, distributed control, access method for a multiplexed single-signal data bus
US4736365A (en) Method and apparatus for controlling access to an asynchronous communication network
US4744024A (en) Method of operating a bus in a data processing system via a repetitive three stage signal sequence
EP0353249A1 (en) Parallel networking architecture
EP0076401B1 (en) Self adjusting, distributed control, access method for a multiplexed single signal data bus
JPH0150940B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0075625A1 (en) Conversation bus for a data processing system
JPS581453B2 (ja) デ−タ転送制御システム
JPH09500992A (ja) スカラ割込み−認識システム
KR100290677B1 (ko) 피포디바이스의자동리스타트장치
JPS603228B2 (ja) 信号受信制御回路
JPS5918897B2 (ja) 送信局における伝送結果判定装置
JPH0136740B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS584364B2 (ja) デ−タ監視方式
JPH0461541B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH04346145A (ja) 情報処理装置