Classifications

• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L12/00—Data switching networks
  • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
  • H04L12/40—Bus networks
  • H04L12/403—Bus networks with centralised control, e.g. polling
• • G—PHYSICS
  • G06—COMPUTING OR CALCULATING; COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/14—Handling requests for interconnection or transfer
  • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
  • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
  • G06F13/378—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a parallel poll method
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L12/00—Data switching networks
  • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
  • H04L12/40—Bus networks
  • H04L12/40143—Bus networks involving priority mechanisms
  • H04L12/4015—Bus networks involving priority mechanisms by scheduling the transmission of messages at the communication node
• • H—ELECTRICITY
  • H04—ELECTRIC COMMUNICATION TECHNIQUE
  • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
  • H04L12/00—Data switching networks
  • H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
  • H04L12/40—Bus networks
  • H04L12/407—Bus networks with decentralised control
  • H04L12/417—Bus networks with decentralised control with deterministic access, e.g. token passing

Definitions

• This invention relates to digital data processing systems which are comprised of a plurality of devices that send messages to each other over.a time-shared bus.
• Each device in the system may be any type of digital equipment.
• one device might be a digital processor, another device might be a disc, another device might be a printer, etc.
• FIG. 1A One such prior art digital processing system, which is utilized by NCR, is illustrated in Figure 1A.
• the plurality of devices are indicated by reference numerals 10-1 through 10-N; and the time-shared bus over which they send messages is indicated by reference numeral 11. All message transfers on bus 11 are synchronized by a fixed frequency clock signal which is generated by a bus controller 12 on a line 13.
• Controller 12 also determines the priority by which the devices send messages over bus 11. To that end, controller 12 receives a "request” signal from each device over separate control lines 14-1 through 14-N; and it sends a "request granted” signal back to each device over separate control
• O PI_ lines 15-1 through 15-N These control lines are not time-shared by the devices.
• controller 12 monitors all messages on bus 11 to determine if a parity error occurs. If an error does occur, then controller 12 sends a signal on another separate control line 16 to the device which received the erroneous message.
• FIG. 1A An undesirable aspect of the Figure 1A system is that if a device receives a message which requires a response message to be sent, that response message cannot be sent immediately. Instead, the receiving device must first "ask" bus controller 12 if it can use the bus. Typically, several other devices will transmit messages on the bus before the receiving device is permitted to send its response. Thus communication between devices on bus 11 occurs in a random illogical order.
• FIG. 1B That system is utilized by IBM. There, the devices are indicated by reference numerals 20-1 through 20-N; and the time-shared bus on which messages are sent is indicated by reference numeral
• bus controller 22 sends spaced apart polling pulses down a separate control line 23.
• a path for these pulses to pass serially through each device is established by the placement of three jumper wires as indicated by dashed lines in
• OMPI its own asynchronous clocking signals on respective lines 25-1 through 25-4 to transfer messages on bus 21.
• a device which has no message to send simply allows the pulses on line 23 to pass to the next device.
• the IBM system does utilize fewer control lines than does the system of Figure 1A. But even so, the IBM system still requires some separate control lines and still depends on a separate bus controller for its operation. Further, the above reduction in control lines IB are obtained only at the cost of making the priority by which a device may obtain the bus very inflexible. That priority is limited by the devices position on the bus.
• Device 20-4 can have either the first or last priority; device 20-3 can have either first or second or next-to-last or last priority; etc. Accordingly, it is a primary objective of the invention to provide an improved data processing system.
• Another object of the invention is to provide a data processing system in which a plurality of devices can carry on conversations with each other in any logical sequence without interruption.
• Another object of the invention is to provide a data processing system having a time-shared bus over which a plurality of digital devices communicate without any separate bus controller or separate control lines.
• Another object of the invention is to provide an improved digital device for transmitting messages on a time-shared bus.
• Still another object of the invention is to provide an improved digital device for selectively receiving messages on a time-shared bus.
• a digital data processing system comprised of a plurality of devices coupled to a bus having first and second sets of time-shared lines.
• Each device which transmits messages includes one circuit for obtaining the use of the bus by sending a signal on one line of the first set in response to anyone of the modules broadcasting a poll code on the lines of the second set and by examining the signal state of all of the lines of the first set; another circuit for sending a message over the first and second sets of lines to a selectable module after said bus is obtained; and another circuit for detecting whether the selectable module either broadcasts a poll code on the second set of lines following the sending of the message or sends another message to another one of the modules.
• each device which receives a message includes a circuit for selectively receiving a message over the first and second sets of lines from one .of the modules; another circuit for sending either another message to a module on the bus or broadcasting a poll code over the second set of lines to all of the modules; and a circuit for detecting if any of the modules respond to the poll code by sending a signal on any line of the first set.
• OMPI is required each time a new device takes part in the conversation, because the last device to receive a message has the option of transmitting a message in response.
• each device which receives a message shares in the responsibility of controlling the bus by being a broadcaster of a poll code.
• bus controller there is no bus controller on which the system's operability depends. If one device needs repair, it is taken off line and the system still runs at reduced capacity.
• message transmission in the disclosed system is very efficient. No separate messages or lines are needed to report fault free transmission. This is achieved by designing the device which transmitted the last message on the bus to interpret a poll code from the receiving device as an acknowledgement that the message was received error free in addition
• FIGS 1A and IB are block diagrams of prior art data processing systems.
• FIG. 2 is a block diagram of a data processing system constructed according to the invention.
• Figures 3A and 3B are timing diagrams illustrating the operation of the data processing system of Figure 2.
• Figures 4A and 4B are detailed logic diagrams of that portion of a device which transmits • messages in the data processing system of Figure 2.
• Figures 5A and 5B are detailed logic diagrams of that portion of a device which receives messages in the data processing system of Figure 2.
• This embodiment includes a plurality of devices 30-1 through 30-N which communicate with each other over a time-shared bus 31.
• Each device may be any type of digital equipment, such as a data processor, a disc, a printer, etc. All messages on bus 31 are synchronized by a clock signal CK which is generated on a line 32 by the device that is transmitting messages on bus 31. No separate bus controller or separate control lines for obtaining the use of bus 31 exists in the system.
• device A Assume initially that at time instant tl, device A has just received a message over bus 31 from another device. When that occurs, device A examines the message to determine if any further dialog on the bus is required. Additional dialog may be needed for example, if the received message was a request to write into a protected area, -or if the message caused the receiver's input buffer to overflow, etc. If no further dialog is needed, device A then has the responsibility of generating a code #1 on lines 31A, and generating clock signal CK on line 32 with a predetermined width _ ⁇ tl.
• All devices which desire to transmit a message on bus 31, must respond to the concurrent occurrence of code #1 and the rising edge of signal CK by generating a.steady signal on a respective one of the lines 31B. This is illustrated as occurring at time instant t2 where device B and C both generate signals on lines 31B. Thereafter, at the trailing edge of clock signal CK, all of the devices on the bus examine the state of the signals on lines 31B. This trailing edge is illustrated as occurring at time instant t3.
• device B is presumed to be of higher priority than device C.
• Signals S31A are sequentially encoded by device B as a code #2, a code
• Code #2 in combination with a portion of the signals on lines
• 31B also indicate which device is to receive the message.
• CK which is generated by device B at time instants t4-t6.
• device D After device D has received the entire message, it examines the words to determine if any further communication is required.
• One other example of when that would be appropriate would be if device B sent the words of its mes ' sage out of sequence - i.e., it sent first word, middle word, first word. If no further communication is needed, then device D has the responsibility of generating code #1 on lines 31A and simultaneously generating a clocking signal of width ⁇ tl. This clocking signal is illustrated as begninning at time instant t7.
• Device B which previously sent the message to device D, also has the responsibility of examining lines 31A to determine whether or not device D generates a code #1 thereon. This code is interpreted by device B as an implicit indication that its message was received and no further communication is needed. All other devices on bus 31 and device B must also respond to code #1 as was previously described. That is, they must generate a stea . dy signal level on a respective one of the lines 31B if they want to use bus 31. Device C is illustrated as sending a steady signal on one of those lines at time instant t ⁇ .
• both device G and D examine the signal state of lines 31B. Since one of those lines has a steady signal generated thereon, device D terminates its transmission of clock signal CK and code #1 on bus 31. Also since device C is the only device which is sending a steady signal on- lines 31, it begins its message transmission as illustrated at time instant tlO.
• Device C is illustrated as transmitting a two word message to device E. It accomplishes this transmission by sequentially generating code #2 and code #4 on lines 31A and simultaneously generating clocking signal CK at time instants til and tl2.
• Device E wants to reply with a single word message to device C.
• Device E does this by generating a code #5 on lines 31A and simultaneously generating clocking signal CK. This is illustrated at time instant tl3.
• Device E also generates additional signals on lines 31B, which include the address of device C and the details of the message that it is sending to device C.
• device C In response to the receipt of the code 5 message, device C is given control of bus 31. It then has the responsibility of communicating further with device E or any other device on bus 31, or of
• device C performs the latter option at time instant tl4.
• device E which was the last device to transmit on bus 31, again interprets that code as an implied indication that the code #5 message was received and further dialog is unncessary. Also, all devices on bus .31 interpret code #1 as a polling code which has been described above.
• device C examines the signal state on lines 31B to determine if any device has generated a steady signal thereon. In the illustrated example, none of the devices on bus 31 have requested its use. Under those conditions, device C has the responsibility of regenerating another polling cycle. This is illustrated as starting at time instant tl6.
• devices C and F both make requests to use the bus by generating respective steady signals on lines 31B. That is, a device which generates code #1 can also respond to that code by generating a steady signal on one of the lines 31B. This is illustrated at time instant tl7.
• devices C and F both examine the signal state of lines 31B.
• device F is presumed to have higher priority than device C.
• device C terminates its generating of signals on the bus 31 and clock line 32, and device F begins its message transmission.
• device F is illustrated as transmitting a one word message to device G.
• Code #5 is again interpreted to mean a one word message.
• device F terminates its signaling on the bus 31 and clock line 32, and monitors the response which is generated on those lines by the receiving device G.
• This response which occurs at time instant t20 is illustrated as being a one word message to another device H.
• Device H then assumes control of the bus as described above.
• An important feature of the above described data processing system is it permits uninterrupted conversations to occur on the bus among any number of devices. No biding for the bus is required each time a new device takes part in the conversation. This is achieved by having the device which received the last message assume control of the bus.
• Another- important feature of the above system is that it needs ' no separate bus controller for its operation. Instead, each device in the system shares in the responsibility of determining which device may use the bus. Thus, there is no separate bus controller which must be operable before the entire system can work. If one device needs repair, it can be taken off of the bus; and the system still operates at reduced capacity.
• the disclosed system also requires absolutely no separate control lines to allocate the use of the bus. All lines are time-shared. This minimizes the total number of lines between devices, which simplifies cabling and reduces cost. Further, this is achieved without sacrificing the flexibility by which a device can be assigned a priority on the bus.
• message transmission is very efficient because fault or exception free messages are acknowledged without consuming any bus time. This is achieved by designing . the device which transmitted the. last message on bus 31 to interpret a poll code from the receiving device as an error free acknowledgement in addition to a polling cycle. Typically, faults or exceptions occur very infrequently and thus it is important to not degrade message throughput by taking. bus time to acknowledge normal messages.
• Figures 4A and 4B illustrate circuitry which will enable a device to transmit message on bus 31; whereas Figures SA and 5B illustrate circuitry which will enable a device to receive messages from bus 31.
• a device can transmit and receive messages on bus 31 if it includes the logic circuitry of all of those figures.
• a request to use bus 31 is initiated within a device by sending a negative pulse on a line 41 to a flip-flop 42.
• This negative pulse is sent by a logic circuit 43 within the device.
• Logic circuit 43 is illustrated only as a "black box", since its exact makeup is really not relevant for the purposes of this invention.
• Figures 4A "looks" for a code #1 on lines 31A concurrently with a rising edge of clocking signal
• Gate 46 generates the J input signal for flip-flop
• flip-flop 47 When flip-flop 47 sets, it attempts to enable a plurality of AND gates 51. Each of those AND gates is also coupled to receive a signal on a set of lines 52 from logic circuit 43. That circuit generates a high logic signal on only a selectable one of the lines 52, and thus only the corresponding AND gate generates a high output signal.
• a high output signal from one of the AND gates 51 enables a corresponding transmitter in a transmitter set 53.
• the enabled transmitter regenerates the signal on its D input on a corresponding one of the bus lines 31B.
• Comparator 55 also receives the one high signal on lines 52. If the signal on lines 52 indicates that this particular
• OMPI device has a higher priority than any of the other devices which are also generating a signal on one of the lines 31B, then comparator 55 sends a high output signal to an AND gate 56.
• gate 56 sends a high signal to the K input of flip-flop 42.
• Flip-flop 42 will thus reset in response ' to that signal at the trailing edge of clocking signal CK on line 32. This resetting of flip-flop 42 is sensed and interpreted by logic circuit 43 as a granting of permission to transmit messages on bus 31.
• logic circuit 43 sends a high signal on a lead 61 to the E2 enable inputs of a set of transmitters 62 and to the previously described transmitters 53.
• Transmitters 62 are provided to generate signals on bus lines 31A which correspond to the signals generated by logic circuit 43 on a set of lines 63.
• the signals which are generated on bus lines 31B correspond to those signals which are generated by logic circuit 43 on the previously described set of lines 52.
• controller 43 sends a pulse on another lead 67.
• Lead 67 couples to an inverter 70, which in turn triggers a flip-flop 71.
• Flip-flop 71 has its J input coupled high, and thus the flip-flop sets after the last word of a message has been sent.
• the Q output of flip-flop 71 couples to a pair of flip-flops 72 and 73 through respective AND gates 74 and 75. These two flip-flops monitor the next message which is sent on the bus by the receiving device. If the receiving device sends either a message " to a third party, or broadcasts a poll code, then flip-flop 72 sets; whereas if the receiving device sends a message back to the transmitting device, then flip-flop 73 sets.
• a setting of flip-flop 72 is interpreted by logic circuit 43 as meaning that its transactions on the bus are complete.
• a setting of flip-flop 73 is interpreted by logic circuit 45 as meaning that it has been given back control of bus 31.
• Lines 76 provide a means whereby logic circuit 43 can sense the state of flip-flops 72 and 73; and line 77 provides a means whereby those
• OMPI flip-flops can be reset after their state is sensed.
• a NOR' gate 78 provides a means for automatically resetting flip-flop 71 after one of the flip-flops ' 72 and 73 have set.
• That logic includes a first-in first-out (FIFO) buffer 81 which stores signals on bus 31B which it receives through a set of receivers 82. Those signals are stored in FIFO 81 only in response to the simultaneous occurrence of clock signal CK on a lead 83 and a high signal on a lead 84. Signal CK on lead 83 is simply the output of a receiver 85 for the bus clock; whereas the other signal on lead 84 is generated by a logic circuit 86.
• FIFO first-in first-out
• Gate 86A senses the simultaneous occurrence of code #2 on bus lines 31A and a device address which corresponds to this particular device.
• a decoder 87 provides for the decoding of that device address.
• the output of AND gate 86A also sets a flip-flop 86b which remains set until the simultaneous occurrence of a code #4 on bus lines 31A and the trailing edge of clock signal CK.
• Flip-flop 86b thus provides an enabling signal to FIFO 81 for all words which follow the first word of a multi-word message.
• AND gate 86C provides an enabling signal to FIFO 81 during the receipt of a single word message.
• a flip-flop 91 is provided in order for logic circuit 43 to determine that it has received the last message.
• the J enabling signal for flip-flop 91 is generated by an OR gate 92. It has input signal S86c which is generated by the previously described AND gate 86C.
• a second input signal to OR gate 92 is generated by an AND gate 93 which senses the receipt of the last word of a multi-word message.
• Logic circuit 43 senses the set condition of flip-flop 91 on a lead 94, and thereafter resets flip-flop 91 by generating a pulse on a lead 95. It then determines whether the message was loaded into a full buffer by sensing a signal ER on a lead 96 from FIFO 81. Based on the state of signal ER, logic circuit 43 can determine how to respond over bus 31 to the received message.
• circuit 43 may also unload all or a portion of the received message from FIFO 81 prior to generating its response on bus 31. To take a word from FIFO 81, logic circuit 43 merely samples the FIFO output lines 97, and then sends a 23-
• logic circuit 43 determines what its response on bus 31 is to be, it utilizes the logic of Figure 5B to implement that response.
• logic circuit 43 sends a pulse on a line 101 to set a flip-flop 102.
• Flip-flop 102 couples via a lead 103 to the El enable inputs of a set of transmitters 104 for bus lines 31A.
• the transmitters 104 pass any signals on a set of lines 105 onto bus lines 31A.
• logic circuit 43 generates a code #1 on the lines 104.
• logic circuit 43 sends a pulse on a lead 106. That pulse passes through an OR gate 107 to a pulse circuit, .such as a one-shot, 108. Then the output of pulse circuit 108 passes through an OR gate 109 and a transmitter 110 to form the bus clocking signal.
• One-shot 108 generates clock signal CK with a width ___ tl as was previously described in conjunction with the timing diagrams of Figures 3A and 3B.
• flip-flop 102 resets. This is because flip-flop
• Resetting flip-flop 102 terminates the polling sequence.
• flip-flop 102 remains set and flip-flop
• logic circuit 43 sets a high signal on a lead 120 which enables transmitters 104 and 121. Then logic circuit 43 generates a code on leads 105 and generates the address of the receiving device any other information which is to be sent on leads 122. Next, logic circuit sends a pulse on a line 123 to generate a clocking signal for bus 31. Alternatively, multiple word messages may be sent to any device on bus 31 by generating a pulse on a lead 124 for all of the words of the message except the last word, and then generating a pulse on lead 123 for the last word of the message.

Landscapes

• Engineering & Computer Science (AREA)
• Computer Networks & Wireless Communication (AREA)
• Signal Processing (AREA)
• Theoretical Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Engineering & Computer Science (AREA)
• General Physics & Mathematics (AREA)
• Small-Scale Networks (AREA)
• Multi Processors (AREA)
• Bus Control (AREA)

Priority Applications (2)

Applications Claiming Priority (1)

Publications (1)

Family

ID=10518808

Family Applications (1)

Country Status (2)

Citations (3)

• 1981
  • 1981-09-29 WO PCT/GB1981/000207 patent/WO1983001314A1/en unknown
  • 1981-09-29 JP JP50310781A patent/JPS58501557A/ja active Granted

Patent Citations (3)

Non-Patent Citations (4)

Also Published As

Similar Documents

Legal Events