JPH0148577B2 - - Google Patents
Info
- Publication number
- JPH0148577B2 JPH0148577B2 JP2040684A JP2040684A JPH0148577B2 JP H0148577 B2 JPH0148577 B2 JP H0148577B2 JP 2040684 A JP2040684 A JP 2040684A JP 2040684 A JP2040684 A JP 2040684A JP H0148577 B2 JPH0148577 B2 JP H0148577B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- output
- output control
- shared
- control device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2040684A JPS60167054A (ja) | 1984-02-07 | 1984-02-07 | 共有制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2040684A JPS60167054A (ja) | 1984-02-07 | 1984-02-07 | 共有制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60167054A JPS60167054A (ja) | 1985-08-30 |
| JPH0148577B2 true JPH0148577B2 (enrdf_load_stackoverflow) | 1989-10-19 |
Family
ID=12026142
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2040684A Granted JPS60167054A (ja) | 1984-02-07 | 1984-02-07 | 共有制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60167054A (enrdf_load_stackoverflow) |
-
1984
- 1984-02-07 JP JP2040684A patent/JPS60167054A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60167054A (ja) | 1985-08-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4975838A (en) | Duplex data processing system with programmable bus configuration | |
| EP0330475B1 (en) | Configuration control system | |
| JPH0148577B2 (enrdf_load_stackoverflow) | ||
| JPH0122653B2 (enrdf_load_stackoverflow) | ||
| JPS6357819B2 (enrdf_load_stackoverflow) | ||
| JPH0656604B2 (ja) | 情報処理装置 | |
| JPS605369A (ja) | メモリ制御方式 | |
| JP2904266B2 (ja) | バス縮退に対処できるメモリ接続制御装置 | |
| JPH06119200A (ja) | メモリ装置およびそのテスト方式 | |
| JPS6020779B2 (ja) | 複合形電子計算機システム | |
| JPH02166535A (ja) | 共通メモリを備えるプロセッサシステム | |
| JPS6367707B2 (enrdf_load_stackoverflow) | ||
| JP2718846B2 (ja) | メモリ回路 | |
| JPH0285942A (ja) | データ処理システム | |
| JPS6342598A (ja) | 時分割多重方式通話路制御装置 | |
| JPH06259369A (ja) | 情報処理装置 | |
| JPH04291098A (ja) | 半導体記憶装置 | |
| JPH05127935A (ja) | 二重系計算機装置 | |
| JPS63217444A (ja) | 多重ポ−トメモリ | |
| JPS5854421B2 (ja) | 情報処理装置 | |
| JPH0336650A (ja) | メモリ保護方式 | |
| JPH0258156A (ja) | データ処理装置 | |
| JPH06222969A (ja) | 共通メモリ制御方式 | |
| JPS5990150A (ja) | 入出力装置の二重化方法 | |
| JPH02168498A (ja) | 不揮発性半導体記憶装置 |