JPH0131693B2 - - Google Patents

Info

Publication number
JPH0131693B2
JPH0131693B2 JP57133114A JP13311482A JPH0131693B2 JP H0131693 B2 JPH0131693 B2 JP H0131693B2 JP 57133114 A JP57133114 A JP 57133114A JP 13311482 A JP13311482 A JP 13311482A JP H0131693 B2 JPH0131693 B2 JP H0131693B2
Authority
JP
Japan
Prior art keywords
pattern
circuit
bit
reference pattern
bit counting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57133114A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5923536A (ja
Inventor
Hiroyuki Tsukahara
Masahito Nakajima
Tetsuo Hizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57133114A priority Critical patent/JPS5923536A/ja
Publication of JPS5923536A publication Critical patent/JPS5923536A/ja
Publication of JPH0131693B2 publication Critical patent/JPH0131693B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W46/00—Marks applied to devices, e.g. for alignment or identification
    • H10W46/601—Marks applied to devices, e.g. for alignment or identification for use after dicing
    • H10W46/603—Formed on wafers or substrates before dicing and remaining on chips after dicing
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07521—Aligning
    • H10W72/07523—Active alignment, e.g. using optical alignment using marks or sensors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires

Landscapes

  • Image Processing (AREA)
  • Wire Bonding (AREA)
  • Image Analysis (AREA)
JP57133114A 1982-07-30 1982-07-30 基準パタ−ン取り込み方式 Granted JPS5923536A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57133114A JPS5923536A (ja) 1982-07-30 1982-07-30 基準パタ−ン取り込み方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57133114A JPS5923536A (ja) 1982-07-30 1982-07-30 基準パタ−ン取り込み方式

Publications (2)

Publication Number Publication Date
JPS5923536A JPS5923536A (ja) 1984-02-07
JPH0131693B2 true JPH0131693B2 (enFirst) 1989-06-27

Family

ID=15097124

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57133114A Granted JPS5923536A (ja) 1982-07-30 1982-07-30 基準パタ−ン取り込み方式

Country Status (1)

Country Link
JP (1) JPS5923536A (enFirst)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0754549B2 (ja) * 1984-09-19 1995-06-07 株式会社日立製作所 パターンマッチング用標準パターンの作成方法
JP3870867B2 (ja) 2002-07-19 2007-01-24 東洋製罐株式会社 熱可塑性樹脂容器の製造方法

Also Published As

Publication number Publication date
JPS5923536A (ja) 1984-02-07

Similar Documents

Publication Publication Date Title
JPS5951536A (ja) パタ−ン認識方法及びその装置
KR890002287B1 (ko) 패턴 매칭방법 및 장치
EP0372762B1 (en) Minutia data extraction in fingerprint identification
JPH0131693B2 (enFirst)
JP2993398B2 (ja) ピックアップ装置及びピックアップ方法
JPS6117310B2 (enFirst)
JPS6073408A (ja) パタ−ン認識装置
JP3169046B2 (ja) チップの認識方法及びその認識装置
JPS5953976A (ja) パタ−ン認識装置
JPH0155630B2 (enFirst)
JPS5951535A (ja) パタ−ン認識方法及びその装置
JP3528441B2 (ja) パルスハイトアナライザー
JP3534637B2 (ja) ワイヤボンディング装置におけるリード認識方法
JPH0141027B2 (enFirst)
JPH0566636B2 (enFirst)
JPS5930175A (ja) パタ−ン認識装置
JPH0143351B2 (enFirst)
JPS61294831A (ja) ウエハチツプの検出方法
JPS5867033A (ja) ワイヤボンデイング方法
JPS6177707A (ja) 半導体集積回路装置の方向判別装置
JPS5988839A (ja) 半導体装置用リードの位置認識方法
JPS58132867A (ja) 位置検出方法及びその装置
JPS6360432B2 (enFirst)
JPS6391786A (ja) パタ−ン認識方法
JPS63101979A (ja) ノイズパタ−ン除去方法