JPH0120459B2 - - Google Patents

Info

Publication number
JPH0120459B2
JPH0120459B2 JP58226440A JP22644083A JPH0120459B2 JP H0120459 B2 JPH0120459 B2 JP H0120459B2 JP 58226440 A JP58226440 A JP 58226440A JP 22644083 A JP22644083 A JP 22644083A JP H0120459 B2 JPH0120459 B2 JP H0120459B2
Authority
JP
Japan
Prior art keywords
processor
slave
data
master processor
memory block
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58226440A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60118967A (ja
Inventor
Haruyoshi Kakya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujifilm Business Innovation Corp
Original Assignee
Fuji Xerox Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Xerox Co Ltd filed Critical Fuji Xerox Co Ltd
Priority to JP58226440A priority Critical patent/JPS60118967A/ja
Publication of JPS60118967A publication Critical patent/JPS60118967A/ja
Publication of JPH0120459B2 publication Critical patent/JPH0120459B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
JP58226440A 1983-11-30 1983-11-30 マルチプロセツサシステム Granted JPS60118967A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58226440A JPS60118967A (ja) 1983-11-30 1983-11-30 マルチプロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58226440A JPS60118967A (ja) 1983-11-30 1983-11-30 マルチプロセツサシステム

Publications (2)

Publication Number Publication Date
JPS60118967A JPS60118967A (ja) 1985-06-26
JPH0120459B2 true JPH0120459B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-04-17

Family

ID=16845138

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58226440A Granted JPS60118967A (ja) 1983-11-30 1983-11-30 マルチプロセツサシステム

Country Status (1)

Country Link
JP (1) JPS60118967A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4887741A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1972-02-18 1973-11-17
JPS5926055B2 (ja) * 1979-02-24 1984-06-23 富士通株式会社 デ−タ処理方式
JPS5857776B2 (ja) * 1979-04-04 1983-12-21 株式会社日立製作所 デ−タ転送装置

Also Published As

Publication number Publication date
JPS60118967A (ja) 1985-06-26

Similar Documents

Publication Publication Date Title
US5119480A (en) Bus master interface circuit with transparent preemption of a data transfer operation
JP2962787B2 (ja) 通信制御方式
US6523077B1 (en) Data processing apparatus and data processing method accessing a plurality of memories in parallel
JPH0120459B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0343804A (ja) シーケンス制御装置
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JPH09218859A (ja) マルチプロセッサ制御システム
JP2000285087A (ja) ノード間データ通信方法
JPS6130300B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH039497B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0650494B2 (ja) 入出力制御装置におけるデータ転送方式
JPH02120961A (ja) 並列情報処理装置
JPH01316851A (ja) チャネル制御方式
JPH02211571A (ja) 情報処理装置
JPH08137738A (ja) Ｃｐｕ調停回路
JPH0375959A (ja) マルチプロセッサのデータ転送装置
JPH04357548A (ja) マルチプロセッサ
JPH0247751A (ja) チャネル制御方式
JPS61267161A (ja) 多重系デ−タの転送装置
JPH05210615A (ja) Ｄｍａ装置
JPH036762A (ja) イメージメモリのダイレクトアクセス方法
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JPH0628305A (ja) マルチプロセッサシステムのデータ転送制御装置
JPH0512219A (ja) プロセス転送方式
JPH11134288A (ja) バスコントローラ