JPH0120455B2 - - Google Patents

Info

Publication number
JPH0120455B2
JPH0120455B2 JP59167143A JP16714384A JPH0120455B2 JP H0120455 B2 JPH0120455 B2 JP H0120455B2 JP 59167143 A JP59167143 A JP 59167143A JP 16714384 A JP16714384 A JP 16714384A JP H0120455 B2 JPH0120455 B2 JP H0120455B2
Authority
JP
Japan
Prior art keywords
transaction
session
terminal
swap
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP59167143A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6145344A (ja
Inventor
Naoya Oono
Toshiaki Doine
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59167143A priority Critical patent/JPS6145344A/ja
Publication of JPS6145344A publication Critical patent/JPS6145344A/ja
Publication of JPH0120455B2 publication Critical patent/JPH0120455B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59167143A 1984-08-09 1984-08-09 スワツピング制御方式 Granted JPS6145344A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59167143A JPS6145344A (ja) 1984-08-09 1984-08-09 スワツピング制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59167143A JPS6145344A (ja) 1984-08-09 1984-08-09 スワツピング制御方式

Publications (2)

Publication Number Publication Date
JPS6145344A JPS6145344A (ja) 1986-03-05
JPH0120455B2 true JPH0120455B2 (https=) 1989-04-17

Family

ID=15844218

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59167143A Granted JPS6145344A (ja) 1984-08-09 1984-08-09 スワツピング制御方式

Country Status (1)

Country Link
JP (1) JPS6145344A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010050054A1 (ja) 2008-10-31 2010-05-06 富士通株式会社 入出力管理装置、情報処理装置及びコンピュータプログラム

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58188381A (ja) * 1982-04-26 1983-11-02 Fujitsu Ltd 論理ロ−ルイン／アウトの制御方式

Also Published As

Publication number Publication date
JPS6145344A (ja) 1986-03-05

Similar Documents

Publication Publication Date Title
US5317745A (en) Minimal interrupt latency scheme using multiple program counters
US5659760A (en) Microprocessor having interrupt vector generation unit and vector fetching command unit to initiate interrupt processing prior to returning interrupt acknowledge information
JPH0120455B2 (https=)
JP2002259143A (ja) タスク数自動制御装置、タスク数自動制御方法、オンライントランザクション処理システム、プログラム
JPS6148743B2 (https=)
JPH0132539B2 (https=)
JPH0962633A (ja) ネットワーク制御装置
JPS6146552A (ja) 情報処理装置
JPH05257860A (ja) 情報処理装置
JP2875546B2 (ja) 情報処理システム
JPH02282855A (ja) Ｄｍａ転送制御方法
JPH05346828A (ja) 自動化装置の現在化方法および自動化装置
JPS6160161A (ja) マルチプロセツサシステム
JPH05197593A (ja) アプリケーションプログラムのループ／ストール監視装置
JPH0658659B2 (ja) プロセッサ間の割込み制御方法
JPH07326188A (ja) メモリリフレッシュ装置および方法
JPH0711782B2 (ja) マイクロプログラム制御方式
JPH02176813A (ja) 中央処理装置およびタイマ回路
JPS6027419B2 (ja) 割込制御装置
JPS62190544A (ja) プログラマブル・コントロ−ラの上位リンクユニツト
JPS6020392A (ja) リフレツシユ制御方式
JPS6061855A (ja) 割込制御方式
JPH02141843A (ja) プログラム管理方式
JPH02299048A (ja) 転送制御方式
JPH02146660A (ja) 情報処理装置