JPS6145344A - スワツピング制御方式 - Google Patents

スワツピング制御方式

Info

Publication number
JPS6145344A
JPS6145344A JP59167143A JP16714384A JPS6145344A JP S6145344 A JPS6145344 A JP S6145344A JP 59167143 A JP59167143 A JP 59167143A JP 16714384 A JP16714384 A JP 16714384A JP S6145344 A JPS6145344 A JP S6145344A
Authority
JP
Japan
Prior art keywords
swapping
transaction
session
terminal
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59167143A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0120455B2 (https=
Inventor
Naoya Ono
直哉 大野
Toshiaki Doine
土井根　敏明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP59167143A priority Critical patent/JPS6145344A/ja
Publication of JPS6145344A publication Critical patent/JPS6145344A/ja
Publication of JPH0120455B2 publication Critical patent/JPH0120455B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59167143A 1984-08-09 1984-08-09 スワツピング制御方式 Granted JPS6145344A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59167143A JPS6145344A (ja) 1984-08-09 1984-08-09 スワツピング制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59167143A JPS6145344A (ja) 1984-08-09 1984-08-09 スワツピング制御方式

Publications (2)

Publication Number Publication Date
JPS6145344A true JPS6145344A (ja) 1986-03-05
JPH0120455B2 JPH0120455B2 (https=) 1989-04-17

Family

ID=15844218

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59167143A Granted JPS6145344A (ja) 1984-08-09 1984-08-09 スワツピング制御方式

Country Status (1)

Country Link
JP (1) JPS6145344A (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010050054A1 (ja) * 2008-10-31 2010-05-06 富士通株式会社 入出力管理装置、情報処理装置及びコンピュータプログラム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58188381A (ja) * 1982-04-26 1983-11-02 Fujitsu Ltd 論理ロ−ルイン／アウトの制御方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58188381A (ja) * 1982-04-26 1983-11-02 Fujitsu Ltd 論理ロ−ルイン／アウトの制御方式

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2010050054A1 (ja) * 2008-10-31 2010-05-06 富士通株式会社 入出力管理装置、情報処理装置及びコンピュータプログラム
US8190792B2 (en) 2008-10-31 2012-05-29 Fujitsu Limited Input-output management device and information processing device
JP5168359B2 (ja) * 2008-10-31 2013-03-21 富士通株式会社 入出力管理装置、情報処理装置及びコンピュータプログラム

Also Published As

Publication number Publication date
JPH0120455B2 (https=) 1989-04-17

Similar Documents

Publication Publication Date Title
JP3055917B2 (ja) データ転送制御装置
US4583160A (en) Priority control apparatus for a bus in a bus control system having input/output devices
US5659760A (en) Microprocessor having interrupt vector generation unit and vector fetching command unit to initiate interrupt processing prior to returning interrupt acknowledge information
US5706425A (en) Timeout process circuit and receiver including this timout process circuit
JPS6145344A (ja) スワツピング制御方式
JPH0798663A (ja) 非同期ｉ／ｏ制御方式
JP3058430B2 (ja) キースキャン装置
JPH0656602B2 (ja) キヤツシユを有するプロセツサのための優先制御システム
EP0306042A2 (en) Microprocessor vectored interrupts
EP0860767A2 (en) Disk control apparatus
JPS58169661A (ja) デ−タ処理システム
JP2845616B2 (ja) マルチプロセッサシステム
JP2861258B2 (ja) メモリアクセス制御装置
EP0196400B1 (en) Logical arrangement for controlling use of different system displays by main processor and co-processor
JP2765267B2 (ja) ダイレクトメモリアクセス転送制御装置
JPS6148743B2 (https=)
JP2691560B2 (ja) Ｄ−ｒａｍのリフレッシュ制御方式
JPS6145345A (ja) スワツピング制御方式
JPH052523A (ja) アクセス制御装置
JP2716055B2 (ja) ベクトル処理装置の制御方式
JPS6349872A (ja) フア−ムウエアロ−ド方式
JPS62259295A (ja) リフレツシユ制御方式
JPH04107634A (ja) メモリデータバイパス制御方式
JPH05257860A (ja) 情報処理装置
JPS58182737A (ja) 情報処理装置