JPH0113656B2 - - Google Patents
Info
- Publication number
- JPH0113656B2 JPH0113656B2 JP54163249A JP16324979A JPH0113656B2 JP H0113656 B2 JPH0113656 B2 JP H0113656B2 JP 54163249 A JP54163249 A JP 54163249A JP 16324979 A JP16324979 A JP 16324979A JP H0113656 B2 JPH0113656 B2 JP H0113656B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- output
- switch
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/125—Discriminating pulses
- H03K5/1252—Suppression or limitation of noise or interference
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16324979A JPS5685929A (en) | 1979-12-15 | 1979-12-15 | Switch circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP16324979A JPS5685929A (en) | 1979-12-15 | 1979-12-15 | Switch circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5685929A JPS5685929A (en) | 1981-07-13 |
JPH0113656B2 true JPH0113656B2 (enrdf_load_html_response) | 1989-03-07 |
Family
ID=15770184
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP16324979A Granted JPS5685929A (en) | 1979-12-15 | 1979-12-15 | Switch circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5685929A (enrdf_load_html_response) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4926072A (en) * | 1987-09-18 | 1990-05-15 | Aisin Seiki Kabushikikaisha | Noise elimination circuit |
IT1233424B (it) * | 1987-12-14 | 1992-03-31 | Sgs Microelettronica Spa | Circuito antirimbalzo per circuiti digitali. |
-
1979
- 1979-12-15 JP JP16324979A patent/JPS5685929A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5685929A (en) | 1981-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH07202686A (ja) | パルス発生器 | |
JPH04288607A (ja) | クロック信号切り換え回路 | |
US5111066A (en) | Clock frequency doubler | |
JP2695535B2 (ja) | タイマ入力制御回路及びカウンタ制御回路 | |
US4631420A (en) | Dynamic flip-flop with static reset | |
CA1284363C (en) | Digital free-running clock synchronizer | |
JPH0113656B2 (enrdf_load_html_response) | ||
JPH073751B2 (ja) | 電流サージ制御集積回路 | |
JPS6316711A (ja) | タイミング装置 | |
JP2550999B2 (ja) | 同期パルス発生回路 | |
JP2646561B2 (ja) | クロック分配回路 | |
JPH0219650B2 (enrdf_load_html_response) | ||
KR930002257B1 (ko) | 디지탈시스템의 시스템클럭 발생회로 | |
JP2543108B2 (ja) | 同期パルス発生装置 | |
JPS6226602B2 (enrdf_load_html_response) | ||
JPH0354897B2 (enrdf_load_html_response) | ||
JP2564300B2 (ja) | ダイナミツク型フリツプフロツプ | |
SU1725371A1 (ru) | Устройство дл устранени вли ни дребезга сигнала | |
SU849187A1 (ru) | Устройство дл формировани синхро-СигНАлОВ | |
JPH0351331B2 (enrdf_load_html_response) | ||
JPS6324665Y2 (enrdf_load_html_response) | ||
JPH0690657B2 (ja) | クロツク切替回路 | |
JPS62118633A (ja) | デイジタル識別回路 | |
JPH0158895B2 (enrdf_load_html_response) | ||
JPH0256853B2 (enrdf_load_html_response) |