JP7620982B2 - スパイク生成回路、情報処理回路、電力変換回路および電子回路 - Google Patents

スパイク生成回路、情報処理回路、電力変換回路および電子回路 Download PDF

Info

Publication number
JP7620982B2
JP7620982B2 JP2021501979A JP2021501979A JP7620982B2 JP 7620982 B2 JP7620982 B2 JP 7620982B2 JP 2021501979 A JP2021501979 A JP 2021501979A JP 2021501979 A JP2021501979 A JP 2021501979A JP 7620982 B2 JP7620982 B2 JP 7620982B2
Authority
JP
Japan
Prior art keywords
circuit
node
spike
input
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2021501979A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2020175209A1 (ja
JPWO2020175209A5 (enExample
Inventor
赳彬 矢嶋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Japan Science and Technology Agency
Original Assignee
Japan Science and Technology Agency
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Japan Science and Technology Agency filed Critical Japan Science and Technology Agency
Publication of JPWO2020175209A1 publication Critical patent/JPWO2020175209A1/ja
Publication of JPWO2020175209A5 publication Critical patent/JPWO2020175209A5/ja
Priority to JP2025000099A priority Critical patent/JP7778427B2/ja
Application granted granted Critical
Publication of JP7620982B2 publication Critical patent/JP7620982B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/354—Astable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06G—ANALOGUE COMPUTERS
    • G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
    • G06G7/48—Analogue computers for specific processes, systems or devices, e.g. simulators
    • G06G7/60—Analogue computers for specific processes, systems or devices, e.g. simulators for living beings, e.g. their nervous systems ; for problems in the medical field
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00—Computing arrangements based on biological models
    • G06N3/02—Neural networks
    • G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156—Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Health & Medical Sciences (AREA)
  • Biomedical Technology (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Neurology (AREA)
  • Biophysics (AREA)
  • General Physics & Mathematics (AREA)
  • Physiology (AREA)
  • Neurosurgery (AREA)
  • Artificial Intelligence (AREA)
  • Computational Linguistics (AREA)
  • Data Mining & Analysis (AREA)
  • Evolutionary Computation (AREA)
  • Molecular Biology (AREA)
  • Software Systems (AREA)
  • Logic Circuits (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Electronic Switches (AREA)
  • Dram (AREA)
JP2021501979A 2019-02-28 2020-02-17 スパイク生成回路、情報処理回路、電力変換回路および電子回路 Active JP7620982B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2025000099A JP7778427B2 (ja) 2019-02-28 2025-01-06 電子回路

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2019036951 2019-02-28
JP2019036951 2019-02-28
PCT/JP2020/006045 WO2020175209A1 (ja) 2019-02-28 2020-02-17 スパイク生成回路、情報処理回路、電力変換回路、検出器および電子回路

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2025000099A Division JP7778427B2 (ja) 2019-02-28 2025-01-06 電子回路

Publications (3)

Publication Number Publication Date
JPWO2020175209A1 JPWO2020175209A1 (ja) 2021-12-23
JPWO2020175209A5 JPWO2020175209A5 (enExample) 2023-02-27
JP7620982B2 true JP7620982B2 (ja) 2025-01-24

Family

ID=72239817

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2021501979A Active JP7620982B2 (ja) 2019-02-28 2020-02-17 スパイク生成回路、情報処理回路、電力変換回路および電子回路
JP2025000099A Active JP7778427B2 (ja) 2019-02-28 2025-01-06 電子回路

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2025000099A Active JP7778427B2 (ja) 2019-02-28 2025-01-06 電子回路

Country Status (5)

Country Link
US (4) US11444605B2 (enExample)
JP (2) JP7620982B2 (enExample)
CN (1) CN113508386B (enExample)
TW (1) TWI858022B (enExample)
WO (1) WO2020175209A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020175209A1 (ja) * 2019-02-28 2020-09-03 国立研究開発法人科学技術振興機構 スパイク生成回路、情報処理回路、電力変換回路、検出器および電子回路
JP7879610B2 (ja) 2021-03-25 2026-06-24 国立研究開発法人科学技術振興機構 スイッチ回路および電源回路
CN117157866B (zh) 2021-03-30 2026-07-10 国立研究开发法人科学技术振兴机构 开关电路和电源电路
WO2023276707A1 (ja) * 2021-07-02 2023-01-05 国立研究開発法人科学技術振興機構 スパイキングニューロン回路システムおよびスパイキングニューロン回路
CN117200779A (zh) * 2023-03-27 2023-12-08 电子科技大学 一种双隔离电平转换电路结构
US12615040B2 (en) 2023-10-06 2026-04-28 Cornell University Quasi true time delay

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001148619A (ja) 1999-09-29 2001-05-29 Lucent Technol Inc スパイキングニューロン回路
WO2018100790A1 (ja) 2016-11-30 2018-06-07 国立研究開発法人科学技術振興機構 ニューロン回路、システムおよびスイッチ回路

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5014265A (enExample) * 1973-06-06 1975-02-14
US4594650A (en) * 1983-04-19 1986-06-10 Mitsubishi Denki Kabushiki Kaisha Inverter device
US4723114A (en) * 1986-07-07 1988-02-02 Texas Instruments Incorporated Method and circuit for trimming the frequency of an oscillator
JP3409938B2 (ja) 1995-03-02 2003-05-26 株式会社東芝 パワーオンリセット回路
JPH0950051A (ja) * 1995-08-09 1997-02-18 Ykk Corp エレクトロクロミック素子の駆動方法
IT1296016B1 (it) * 1997-04-29 1999-06-04 Sgs Thomson Microelectronics Metodo di rilevazione di un evento di zero-crossing della corrente che attraversa un carico induttivo e ottimizzazione di un sistema di
JP2000106521A (ja) 1998-09-29 2000-04-11 Oki Micro Design Co Ltd 発振回路
JP2000221764A (ja) 1999-01-28 2000-08-11 Kyocera Mita Corp トナー補給装置
JP2002100961A (ja) * 2000-09-21 2002-04-05 Mitsumi Electric Co Ltd 半導体集積装置の積分回路
DE10120142B4 (de) * 2001-04-25 2010-12-30 Nxp B.V. Detektorschaltung zur Detektion von Spannungs-Spikes
JP2006243877A (ja) 2005-03-01 2006-09-14 Matsushita Electric Ind Co Ltd 加算素子及びその駆動方法
US20070024317A1 (en) * 2005-07-29 2007-02-01 Hansen James E Apparatus for obtaining precision integrated resistors
JP4350133B2 (ja) 2007-02-19 2009-10-21 富士通株式会社 送信回路および無線伝送装置
JP5435594B2 (ja) * 2009-09-11 2014-03-05 国立大学法人九州工業大学 情報処理装置及びプログラム
JP5143874B2 (ja) 2010-08-12 2013-02-13 株式会社半導体理工学研究センター 位相変調回路
US8432214B2 (en) * 2011-03-21 2013-04-30 Freescale Semiconductor, Inc. Programmable temperature sensing circuit for an integrated circuit
US9053428B2 (en) * 2011-07-21 2015-06-09 Qualcomm Incorporated Method and apparatus of robust neural temporal coding, learning and cell recruitments for memory using oscillation
US20160364643A1 (en) * 2012-03-08 2016-12-15 Hrl Laboratories Llc Scalable integrated circuit with synaptic electronics and cmos integrated memristors
WO2014018078A1 (en) * 2012-07-25 2014-01-30 Hrl Laboratories, Llc Neuron circuit and method
US11501143B2 (en) * 2013-10-11 2022-11-15 Hrl Laboratories, Llc Scalable integrated circuit with synaptic electronics and CMOS integrated memristors
US20150220829A1 (en) * 2014-02-04 2015-08-06 Qualcomm Incorporated Equivalent delay by shaping postsynaptic potentials
US10003265B2 (en) * 2014-07-28 2018-06-19 Rohm Co., Ltd. Switching power supply device
US9540736B2 (en) * 2014-07-29 2017-01-10 Applied Materials, Inc. Methods of etching films with reduced surface roughness
EP3259735B1 (en) * 2015-02-16 2024-07-31 HRL Laboratories, LLC Spike domain convolution circuit
CN106374887A (zh) * 2015-07-20 2017-02-01 马利峰 一种新型BiCMOS电压峰值锁存电路设计
CN106549653A (zh) * 2015-09-16 2017-03-29 胡荣炎 一种新型峰值锁存电路设计
WO2017100078A1 (en) 2015-12-08 2017-06-15 Rambus Inc. Low power signaling interface
JP2019022047A (ja) * 2017-07-14 2019-02-07 株式会社明電舎 光通信システムおよびそのデータ通信方法
US10516420B1 (en) * 2018-06-12 2019-12-24 Mitsubishi Electric Research Laboratories, Inc. High speed digital bit generator for optical frontal interface
KR102092233B1 (ko) * 2018-07-12 2020-03-23 서울대학교 산학협력단 뉴런 회로
CN109102071B (zh) * 2018-08-07 2020-12-11 中国科学院微电子研究所 一种神经元电路以及神经网络电路
WO2020175209A1 (ja) * 2019-02-28 2020-09-03 国立研究開発法人科学技術振興機構 スパイク生成回路、情報処理回路、電力変換回路、検出器および電子回路
CN112447218B (zh) * 2019-08-29 2025-05-06 台湾积体电路制造股份有限公司 存储器电路和方法
US10930992B1 (en) * 2019-12-03 2021-02-23 At&T Intellectual Property I, L.P. Method and apparatus for communicating between waveguide systems
US11566950B2 (en) * 2020-04-06 2023-01-31 Realtek Semiconductor Corp. Process and temperature tracking reference load and method thereof
US11443827B2 (en) * 2021-01-13 2022-09-13 Winbond Electronics Corp. Memory device and method for error detection

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001148619A (ja) 1999-09-29 2001-05-29 Lucent Technol Inc スパイキングニューロン回路
WO2018100790A1 (ja) 2016-11-30 2018-06-07 国立研究開発法人科学技術振興機構 ニューロン回路、システムおよびスイッチ回路

Also Published As

Publication number Publication date
JP7778427B2 (ja) 2025-12-02
US20230387891A1 (en) 2023-11-30
US20220376681A1 (en) 2022-11-24
JP2025060996A (ja) 2025-04-10
US11444605B2 (en) 2022-09-13
TWI858022B (zh) 2024-10-11
TW202111594A (zh) 2021-03-16
US20220376682A1 (en) 2022-11-24
US12476623B2 (en) 2025-11-18
US11757433B2 (en) 2023-09-12
JPWO2020175209A1 (ja) 2021-12-23
WO2020175209A1 (ja) 2020-09-03
US11671077B2 (en) 2023-06-06
US20220014179A1 (en) 2022-01-13
CN113508386B (zh) 2024-07-09
CN113508386A (zh) 2021-10-15

Similar Documents

Publication Publication Date Title
JP7778427B2 (ja) 電子回路
US20060006925A1 (en) Booster circuit
US8368453B2 (en) Switch circuits
CN107112947A (zh) 电阻电容rc振荡器
CN1805281B (zh) 脉冲宽度调制电路
US7304530B2 (en) Utilization of device types having different threshold voltages
CN101782788B (zh) 电子电路
US20070001746A1 (en) Selectably boosted control signal based on supply voltage
JP2004320712A (ja) 増幅回路
CN115622548B (zh) 一种高边nmos浮地驱动电路
US11043947B1 (en) Energy efficient power distribution circuits for protection of sensitive information
CN112994659A (zh) 弛豫振荡器和控制弛豫振荡器的方法
US20080238517A1 (en) Oscillator Circuit and Semiconductor Device
JP4156368B2 (ja) アナログ信号処理回路を有するデジタルｃｍｏｓ集積回路のためのローカルな供給電圧発生器
Zhang et al. A 1-V-input switched-capacitor voltage converter with voltage-reference-free pulse-density modulation
CN100382420C (zh) 利用mos晶体管的电压转换器
CN110932670A (zh) 振荡器电路以及相关的振荡器装置
US20180159523A1 (en) Charge injection compensation circuit
JP3519650B2 (ja) 電圧比較器
Almeida et al. A CMOS current starved VCO for energy harvesting applications
JP2017118323A (ja) 発振回路
US12021522B2 (en) Quasi-adiabatic logic circuits
JP7858212B2 (ja) スパイキングニューロン回路システムおよびスパイキングニューロン回路
Yalla et al. Quasi FGMOS Inverter: A Strategy for low power applications
JP2002076798A (ja) インピーダンス変換回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210902

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230216

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20230216

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20240402

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240603

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20240603

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20240603

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20240603

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20240705

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20240910

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20241106

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20241203

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20250106

R150 Certificate of patent or registration of utility model

Ref document number: 7620982

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150