JP7377654B2 - ダイボンディング装置、剥離ユニット、コレットおよび半導体装置の製造方法 - Google Patents

ダイボンディング装置、剥離ユニット、コレットおよび半導体装置の製造方法 Download PDF

Info

Publication number
JP7377654B2
JP7377654B2 JP2019168865A JP2019168865A JP7377654B2 JP 7377654 B2 JP7377654 B2 JP 7377654B2 JP 2019168865 A JP2019168865 A JP 2019168865A JP 2019168865 A JP2019168865 A JP 2019168865A JP 7377654 B2 JP7377654 B2 JP 7377654B2
Authority
JP
Japan
Prior art keywords
die
movable stage
dicing tape
collet
stage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019168865A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021048201A5 (enrdf_load_stackoverflow
JP2021048201A (ja
Inventor
浩 牧
明 齊藤
剛 横森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fasford Technology Co Ltd
Original Assignee
Fasford Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fasford Technology Co Ltd filed Critical Fasford Technology Co Ltd
Priority to JP2019168865A priority Critical patent/JP7377654B2/ja
Priority to TW109115701A priority patent/TWI719896B/zh
Priority to KR1020200081390A priority patent/KR102430326B1/ko
Priority to CN202010770198.7A priority patent/CN112530834B/zh
Publication of JP2021048201A publication Critical patent/JP2021048201A/ja
Publication of JP2021048201A5 publication Critical patent/JP2021048201A5/ja
Application granted granted Critical
Publication of JP7377654B2 publication Critical patent/JP7377654B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67132Apparatus for placing on an insulating substrate, e.g. tape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67121Apparatus for making assemblies not otherwise provided for, e.g. package constructions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/52Mounting semiconductor bodies in containers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67144Apparatus for mounting on conductive members, e.g. leadframes or conductors on insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/677Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations
    • H01L21/67739Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for conveying, e.g. between different workstations into and out of processing chamber
    • H01L21/67742Mechanical parts of transfer devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6838Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping with gripping and holding devices using a vacuum; Bernoulli devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68381Details of chemical or physical process used for separating the auxiliary support from a device or wafer
    • H01L2221/68386Separation by peeling
    • H01L2221/6839Separation by peeling using peeling wedge or knife or bar

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Robotics (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Die Bonding (AREA)
JP2019168865A 2019-09-17 2019-09-17 ダイボンディング装置、剥離ユニット、コレットおよび半導体装置の製造方法 Active JP7377654B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2019168865A JP7377654B2 (ja) 2019-09-17 2019-09-17 ダイボンディング装置、剥離ユニット、コレットおよび半導体装置の製造方法
TW109115701A TWI719896B (zh) 2019-09-17 2020-05-12 黏晶裝置,剝離單元,夾頭及半導體裝置的製造方法
KR1020200081390A KR102430326B1 (ko) 2019-09-17 2020-07-02 다이 본딩 장치, 박리 유닛, 콜릿 및 반도체 장치의 제조 방법
CN202010770198.7A CN112530834B (zh) 2019-09-17 2020-08-04 芯片贴装装置、剥离单元、筒夹及半导体器件的制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2019168865A JP7377654B2 (ja) 2019-09-17 2019-09-17 ダイボンディング装置、剥離ユニット、コレットおよび半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2021048201A JP2021048201A (ja) 2021-03-25
JP2021048201A5 JP2021048201A5 (enrdf_load_stackoverflow) 2022-07-14
JP7377654B2 true JP7377654B2 (ja) 2023-11-10

Family

ID=74876585

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2019168865A Active JP7377654B2 (ja) 2019-09-17 2019-09-17 ダイボンディング装置、剥離ユニット、コレットおよび半導体装置の製造方法

Country Status (4)

Country Link
JP (1) JP7377654B2 (enrdf_load_stackoverflow)
KR (1) KR102430326B1 (enrdf_load_stackoverflow)
CN (1) CN112530834B (enrdf_load_stackoverflow)
TW (1) TWI719896B (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7658778B2 (ja) * 2021-03-29 2025-04-08 芝浦メカトロニクス株式会社 実装装置
JP2024024567A (ja) * 2022-08-09 2024-02-22 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
JP2025074826A (ja) 2023-10-30 2025-05-14 リンテック株式会社 移載装置および移載方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005322815A (ja) 2004-05-11 2005-11-17 Matsushita Electric Ind Co Ltd 半導体製造装置および半導体装置の製造方法
JP2008270417A (ja) 2007-04-18 2008-11-06 Canon Machinery Inc 半導体装置の製造装置及び製造方法
JP2010206036A (ja) 2009-03-05 2010-09-16 Shinkawa Ltd 半導体ダイのピックアップ装置及びピックアップ方法
JP2010212509A (ja) 2009-03-11 2010-09-24 Shibaura Mechatronics Corp 半導体チップのピックアップ装置及びピックアップ方法
JP2015164231A (ja) 2015-06-15 2015-09-10 株式会社東芝 ダイボンディング装置、および、ダイボンディング方法
JP2015173250A (ja) 2014-02-24 2015-10-01 株式会社新川 半導体ダイのピックアップ装置及びピックアップ方法
JP2019054209A (ja) 2017-09-19 2019-04-04 ファスフォードテクノロジ株式会社 半導体製造装置、半導体装置の製造方法およびコレット

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100526193B1 (ko) * 2003-10-15 2005-11-03 삼성전자주식회사 다이 본더 설비 및 이를 이용한 반도체 칩 부착방법
JP4226489B2 (ja) * 2004-02-25 2009-02-18 日東電工株式会社 チップのピックアップ方法
JP4664150B2 (ja) * 2005-08-05 2011-04-06 ルネサスエレクトロニクス株式会社 半導体装置の製造方法および半導体製造装置
JP5054933B2 (ja) * 2006-05-23 2012-10-24 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
KR101562021B1 (ko) * 2009-08-11 2015-10-20 삼성전자주식회사 반도체 칩 부착 장치 및 반도체 칩 부착 방법
JP5813432B2 (ja) * 2011-09-19 2015-11-17 ファスフォードテクノロジ株式会社 ダイボンダ及びボンディング方法
KR101385443B1 (ko) 2013-09-13 2014-04-16 이향이 반도체 칩 픽업 이송용 콜렛
DE102014107729B4 (de) * 2014-06-02 2022-05-12 Infineon Technologies Ag Dreidimensionaler Stapel einer mit Anschlüssen versehenen Packung und eines elektronischen Elements sowie Verfahren zur Herstellung eines solchen Stapels
WO2017129171A1 (de) * 2016-01-29 2017-08-03 Jenoptik Optical Systems Gmbh Verfahren und vorrichtung zum herauslösen eines mikro-chips aus einem wafer und aufbringen des mikro-chips auf ein substrat
JP6621771B2 (ja) * 2017-01-25 2019-12-18 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
JP6653273B2 (ja) * 2017-01-26 2020-02-26 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法
JP6941513B2 (ja) * 2017-09-07 2021-09-29 ファスフォードテクノロジ株式会社 半導体製造装置および半導体装置の製造方法

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005322815A (ja) 2004-05-11 2005-11-17 Matsushita Electric Ind Co Ltd 半導体製造装置および半導体装置の製造方法
JP2008270417A (ja) 2007-04-18 2008-11-06 Canon Machinery Inc 半導体装置の製造装置及び製造方法
JP2010206036A (ja) 2009-03-05 2010-09-16 Shinkawa Ltd 半導体ダイのピックアップ装置及びピックアップ方法
JP2010212509A (ja) 2009-03-11 2010-09-24 Shibaura Mechatronics Corp 半導体チップのピックアップ装置及びピックアップ方法
JP2015173250A (ja) 2014-02-24 2015-10-01 株式会社新川 半導体ダイのピックアップ装置及びピックアップ方法
JP2015164231A (ja) 2015-06-15 2015-09-10 株式会社東芝 ダイボンディング装置、および、ダイボンディング方法
JP2019054209A (ja) 2017-09-19 2019-04-04 ファスフォードテクノロジ株式会社 半導体製造装置、半導体装置の製造方法およびコレット

Also Published As

Publication number Publication date
KR102430326B1 (ko) 2022-08-08
CN112530834A (zh) 2021-03-19
CN112530834B (zh) 2024-03-08
TWI719896B (zh) 2021-02-21
KR20210032893A (ko) 2021-03-25
TW202113992A (zh) 2021-04-01
JP2021048201A (ja) 2021-03-25

Similar Documents

Publication Publication Date Title
CN109524313B (zh) 半导体制造装置、半导体器件的制造方法及筒夹
TWI733164B (zh) 半導體製造裝置、頂出治具及半導體裝置之製造方法
JP6941513B2 (ja) 半導体製造装置および半導体装置の製造方法
CN107180772B (zh) 芯片贴装装置以及半导体器件的制造方法
JP6685245B2 (ja) 半導体製造装置および半導体装置の製造方法
JP6643197B2 (ja) 半導体製造装置および半導体装置の製造方法
JP7377654B2 (ja) ダイボンディング装置、剥離ユニット、コレットおよび半導体装置の製造方法
CN108346585B (zh) 半导体制造装置及半导体器件的制造方法
JP2004311938A (ja) マルチチップパッケージ用のダイ貼付と硬化インライン装置
KR102490394B1 (ko) 다이 본딩 장치, 반도체 장치의 제조 방법, 및 박리 장치
KR20180131425A (ko) 반도체 제조 장치 및 반도체 장치의 제조 방법
JP2015076410A (ja) ボンディング方法及びダイボンダ
JP2022114399A (ja) ダイボンディング装置および半導体装置の製造方法
JP6200735B2 (ja) ダイボンダ及びボンディング方法
JP2013065628A (ja) ダイボンダ並びにダイピックアップ装置及びダイピックアップ方法
JP2014239090A (ja) ピックアップシステム
WO2022004151A1 (ja) 物品の製造装置、物品の製造方法
JPH08203962A (ja) チップ位置決め装置、チップステージおよびインナリードボンディング装置ならびに方法
JP2023134300A (ja) 半導体製造装置、キャリア治具および半導体装置の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220706

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20220706

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20230417

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20230509

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20230705

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20231010

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20231030

R150 Certificate of patent or registration of utility model

Ref document number: 7377654

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150