JP7093859B2 - チップパッケージ及びその製造方法 - Google Patents
チップパッケージ及びその製造方法 Download PDFInfo
- Publication number
- JP7093859B2 JP7093859B2 JP2021000050A JP2021000050A JP7093859B2 JP 7093859 B2 JP7093859 B2 JP 7093859B2 JP 2021000050 A JP2021000050 A JP 2021000050A JP 2021000050 A JP2021000050 A JP 2021000050A JP 7093859 B2 JP7093859 B2 JP 7093859B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- side wall
- chip package
- semiconductor substrate
- inclined side
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 59
- 239000010410 layer Substances 0.000 claims description 377
- 239000004065 semiconductor Substances 0.000 claims description 125
- 239000000758 substrate Substances 0.000 claims description 125
- 238000005520 cutting process Methods 0.000 claims description 30
- 238000000034 method Methods 0.000 claims description 26
- 239000011241 protective layer Substances 0.000 claims description 26
- 239000008393 encapsulating agent Substances 0.000 claims description 25
- 238000005304 joining Methods 0.000 claims description 5
- 150000001875 compounds Chemical class 0.000 claims description 4
- 238000000465 moulding Methods 0.000 claims description 4
- 230000005540 biological transmission Effects 0.000 claims description 3
- 238000002161 passivation Methods 0.000 description 22
- 239000000463 material Substances 0.000 description 11
- 238000004544 sputter deposition Methods 0.000 description 9
- 239000010949 copper Substances 0.000 description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 7
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 7
- 229910052802 copper Inorganic materials 0.000 description 7
- 229910052709 silver Inorganic materials 0.000 description 7
- 239000004332 silver Substances 0.000 description 7
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 238000004891 communication Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 238000000227 grinding Methods 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 239000012790 adhesive layer Substances 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000005350 fused silica glass Substances 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 229910000679 solder Inorganic materials 0.000 description 1
- 238000007740 vapor deposition Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/5226—Via connections in a multilevel interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/64—Impedance arrangements
- H01L23/66—High-frequency adaptations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01Q—ANTENNAS, i.e. RADIO AERIALS
- H01Q1/00—Details of, or arrangements associated with, antennas
- H01Q1/12—Supports; Mounting means
- H01Q1/22—Supports; Mounting means by structural association with other equipment or articles
- H01Q1/2283—Supports; Mounting means by structural association with other equipment or articles mounted in or on the surface of a semiconductor substrate as a chip-type antenna or integrated with other components into an IC package
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6605—High-frequency electrical connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/20—Structure, shape, material or disposition of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Geometry (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
- Details Of Aerials (AREA)
Description
102、102a、104:接合層
103、111、121、171、181、181a、231:傾斜側壁
105、113、123、162、172、182、182a、232:底面
106:保護層
110:半導体基板
112、122:頂面
114:第1の導電性パッド(第2の導電性パッド)
114a:第3の導電性パッド
116、116a:絶縁層
120:第1の光透過性シート
130:第2の光透過性シート
132:金属層
140、240:アンテナ層
141、241:第1の部分
142、144:端
143、243:第2の部分
150:再配線層
160:シールド層
170:支持部材
180:第2の平坦層
180a:第1の平坦層
190:パッシベーション層
200:導電性構造
210:仮接着層
212:キャリア
220:導電性ピラー
230:モールド封止材
234、O1、O2:開口
C:キャビティ
θ:鈍角
Claims (21)
- 半導体基板と、
前記半導体基板に位置し、且つ前記半導体基板と反対側にある頂面と前記頂面に隣接する傾斜側壁を有する第1の光透過性シートと、
前記第1の光透過性シートに位置する第2の光透過性シートと、
前記半導体基板と前記第1の光透過性シートとの間に位置するシールド層と、
前記シールド層を被覆し、底面と前記底面に隣接する傾斜側壁を有し、且つその前記傾斜側壁の傾斜率が前記第1の光透過性シートの前記傾斜側壁の傾斜率と同じである第1の平坦層と、
前記第1の光透過性シートと前記第2の光透過性シートとの間に位置する第1のアンテナ層と、
前記第1の光透過性シートの前記傾斜側壁に位置し、前記第1のアンテナ層の一方の端に接触する再配線層と、
を備えるチップパッケージ。 - 前記第1の光透過性シートは前記頂面に対向する底面を有し、前記シールド層は、前記第1の光透過性シートの前記底面に接触する請求項1に記載のチップパッケージ。
- 前記半導体基板と前記第1の平坦層の前記底面にある前記再配線層との間に位置する導電性ピラーを更に備える請求項1又は2に記載のチップパッケージ。
- 前記半導体基板と前記第1の光透過性シートとの間に位置し、支持部材の底面と前記底面に隣接する傾斜側壁を有し、且つその前記傾斜側壁の傾斜率が前記第1の光透過性シートの前記傾斜側壁の傾斜率と同じである支持部材を更に備える請求項1~3の何れか1項に記載のチップパッケージ。
- 前記再配線層は、前記支持部材の前記傾斜側壁に位置する請求項4に記載のチップパッケージ。
- 前記半導体基板の頂面に第1の導電性パッドを有し、且つ前記第1の導電性パッドの側壁が前記再配線層に接触する請求項4に記載のチップパッケージ。
- 前記第1のアンテナ層は、前記第1の光透過性シートの前記頂面に接触する請求項1~6の何れか1項に記載のチップパッケージ。
- 前記半導体基板は、前記第1の光透過性シートと反対側にある底面を有し、前記半導体基板の前記底面を被覆する第2の平坦層を更に備える請求項1~7の何れか1項に記載のチップパッケージ。
- 前記半導体基板を取り囲むように、前記第1の光透過性シートと前記半導体基板との間に位置し、接合層の底面と前記底面に隣接する傾斜側壁を有し、且つその前記傾斜側壁の傾斜率が前記第1の光透過性シートの前記傾斜側壁の傾斜率と同じである接合層を更に備える請求項8に記載のチップパッケージ。
- 前記半導体基板の前記頂面と反対側にある底面に第2の導電性パッドを有し、前記第2の導電性パッドは前記接合層と前記第2の平坦層との間に位置し、且つ前記第2の導電性パッドの側壁が前記再配線層に接触する請求項9に記載のチップパッケージ。
- 前記半導体基板を取り囲み、モールド封止材(molding compound)の底面と前記底面に隣接する傾斜側壁を有し、前記傾斜側壁の傾斜率が前記第1の光透過性シートの前記傾斜側壁の傾斜率と同じであるモールド封止材(molding compound)を更に備える請求項1~10の何れか1項に記載のチップパッケージ。
- 前記半導体基板は、第3の導電性パッドを有し、前記モールド封止材は、開口を有し、前記第3の導電性パッドが前記開口内に位置し、且つ前記再配線層は、前記開口内の前記第3の導電性パッドまで伸びる請求項11に記載のチップパッケージ。
- 前記第2の光透過性シートの頂面に位置する第2のアンテナ層を更に備える請求項1~12の何れか1項に記載のチップパッケージ。
- 前記第2の光透過性シートと前記第2のアンテナ層を被覆する保護層を更に備える請求項13に記載のチップパッケージ。
- 第1のアンテナ層を第1の光透過性シートの頂面に形成する工程と、
第2の光透過性シートを、前記第1のアンテナ層が前記第1の光透過性シートと前記第2の光透過性シートとの間に位置するように、前記第1の光透過性シートの前記頂面に接合する工程と、
支持部材を半導体基板の頂面に形成する工程と、
前記支持部材を前記半導体基板と前記第1の光透過性シートとの間に位置するように、前記第1の光透過性シートを前記半導体基板の前記頂面に接合する工程と、
前記第1の光透過性シートに傾斜側壁を持たせ、且つ前記第1のアンテナ層の一方の端を露出させるように、切断工程を実行する工程と、
再配線層を、前記第1のアンテナ層の前記端に接触するように、前記第1の光透過性シートの前記傾斜側壁に形成する工程と、
を含むチップパッケージの製造方法。 - シールド層を前記第1の光透過性シートの底面に形成する工程を更に含む請求項15に記載のチップパッケージの製造方法。
- 第2の平坦層を前記半導体基板に形成し、前記切断工程を実行し、それと同時に、傾斜率が前記第1の光透過性シートの前記傾斜側壁の傾斜率と同じである傾斜側壁を前記第2の平坦層に形成させる工程を更に含む請求項15又は16に記載のチップパッケージの製造方法。
- 接合層を、前記半導体基板を取り囲むように前記半導体基板に形成し、前記切断工程を実行し、それと同時に、傾斜率が前記第1の光透過性シートの前記傾斜側壁の傾斜率と同じである傾斜側壁を前記接合層に形成させる工程を更に含む請求項15~17の何れか1項に記載のチップパッケージの製造方法。
- モールド封止材を、前記半導体基板を取り囲むように前記第1の光透過性シートの底面に形成し、前記切断工程を実行し、それと同時に、傾斜率が前記第1の光透過性シートの前記傾斜側壁の傾斜率と同じである傾斜側壁を前記モールド封止材に形成させる工程と、
開口を前記モールド封止材内に形成し、前記半導体基板の第3の導電性パッドを露出させ、前記再配線層が前記開口内の前記第3の導電性パッドまで伸びる工程と、
を更に含む請求項15~18の何れか1項に記載のチップパッケージの製造方法。 - 第2のアンテナ層を前記第2の光透過性シートの頂面に形成する工程を更に含む請求項15~19の何れか1項に記載のチップパッケージの製造方法。
- 前記第2のアンテナ層を取り囲む保護層を、前記第2の光透過性シートに形成する工程を更に含む請求項20に記載のチップパッケージの製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202062957600P | 2020-01-06 | 2020-01-06 | |
US62/957,600 | 2020-01-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2021111787A JP2021111787A (ja) | 2021-08-02 |
JP7093859B2 true JP7093859B2 (ja) | 2022-06-30 |
Family
ID=76654033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2021000050A Active JP7093859B2 (ja) | 2020-01-06 | 2021-01-04 | チップパッケージ及びその製造方法 |
Country Status (3)
Country | Link |
---|---|
US (4) | US11784134B2 (ja) |
JP (1) | JP7093859B2 (ja) |
TW (1) | TWI744163B (ja) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20210148743A (ko) * | 2020-06-01 | 2021-12-08 | 삼성전자주식회사 | 반도체 패키지 |
US11978722B2 (en) * | 2021-08-27 | 2024-05-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Structure and formation method of package containing chip structure with inclined sidewalls |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001527700A (ja) | 1998-03-16 | 2001-12-25 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 「チップサイズパッケージ」を有する半導体装置の製造方法 |
JP2009500821A (ja) | 2005-07-01 | 2009-01-08 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 電子素子 |
JP2009283944A (ja) | 2008-05-23 | 2009-12-03 | Xitec Inc | 電子デバイスパッケージ及びその製造方法 |
JP2010098274A (ja) | 2008-10-20 | 2010-04-30 | Sibeam Inc | 表面実装可能な集積回路のパッケージ化機構 |
JP2012222366A (ja) | 2011-04-13 | 2012-11-12 | Xitec Inc | チップパッケージとその製造方法 |
WO2019026913A1 (ja) | 2017-08-01 | 2019-02-07 | 日立金属株式会社 | 多軸アンテナ、無線通信モジュールおよび無線通信装置 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI497658B (zh) * | 2009-10-07 | 2015-08-21 | Xintec Inc | 晶片封裝體及其製造方法 |
US9704772B2 (en) | 2014-04-02 | 2017-07-11 | Xintec Inc. | Chip package and method for forming the same |
TW201607014A (zh) | 2014-08-08 | 2016-02-16 | 精材科技股份有限公司 | 半導體結構及其製造方法 |
US9711425B2 (en) | 2015-08-20 | 2017-07-18 | Xintec Inc. | Sensing module and method for forming the same |
CN107039286A (zh) | 2015-10-21 | 2017-08-11 | 精材科技股份有限公司 | 感测装置及其制造方法 |
US10541262B2 (en) | 2015-10-28 | 2020-01-21 | China Wafer Level Csp Co., Ltd. | Image sensing chip packaging structure and packaging method |
CN106935558A (zh) * | 2015-12-29 | 2017-07-07 | 精材科技股份有限公司 | 晶片封装体及其制造方法 |
KR102629723B1 (ko) | 2016-04-19 | 2024-01-30 | 스카이워크스 솔루션즈, 인코포레이티드 | 무선 주파수 모듈의 선택적 차폐 |
TWI640046B (zh) | 2016-07-08 | 2018-11-01 | 精材科技股份有限公司 | 晶片封裝體及其製作方法 |
US10424540B2 (en) | 2016-10-06 | 2019-09-24 | Xintec Inc. | Chip package and method for forming the same |
CN109087897A (zh) | 2017-06-13 | 2018-12-25 | 精材科技股份有限公司 | 晶片封装体及其制作方法 |
US20190043794A1 (en) * | 2017-08-03 | 2019-02-07 | General Electric Company | Electronics package including integrated structure with backside functionality and method of manufacturing thereof |
US11169250B2 (en) | 2017-10-27 | 2021-11-09 | Mediatek Inc. | Radar module incorporated with a pattern-shaping device |
-
2021
- 2021-01-04 US US17/140,952 patent/US11784134B2/en active Active
- 2021-01-04 US US17/140,964 patent/US11521938B2/en active Active
- 2021-01-04 TW TW110100169A patent/TWI744163B/zh active
- 2021-01-04 JP JP2021000050A patent/JP7093859B2/ja active Active
-
2022
- 2022-11-03 US US17/980,507 patent/US11749618B2/en active Active
-
2023
- 2023-09-07 US US18/462,414 patent/US20230420387A1/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001527700A (ja) | 1998-03-16 | 2001-12-25 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 「チップサイズパッケージ」を有する半導体装置の製造方法 |
JP2009500821A (ja) | 2005-07-01 | 2009-01-08 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 電子素子 |
JP2009283944A (ja) | 2008-05-23 | 2009-12-03 | Xitec Inc | 電子デバイスパッケージ及びその製造方法 |
JP2010098274A (ja) | 2008-10-20 | 2010-04-30 | Sibeam Inc | 表面実装可能な集積回路のパッケージ化機構 |
JP2012222366A (ja) | 2011-04-13 | 2012-11-12 | Xitec Inc | チップパッケージとその製造方法 |
WO2019026913A1 (ja) | 2017-08-01 | 2019-02-07 | 日立金属株式会社 | 多軸アンテナ、無線通信モジュールおよび無線通信装置 |
Also Published As
Publication number | Publication date |
---|---|
US20210210445A1 (en) | 2021-07-08 |
JP2021111787A (ja) | 2021-08-02 |
US20230049126A1 (en) | 2023-02-16 |
US11749618B2 (en) | 2023-09-05 |
TW202127733A (zh) | 2021-07-16 |
US20230420387A1 (en) | 2023-12-28 |
TWI744163B (zh) | 2021-10-21 |
US11784134B2 (en) | 2023-10-10 |
US20210210436A1 (en) | 2021-07-08 |
US11521938B2 (en) | 2022-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11532575B2 (en) | Integrated antenna package structure and manufacturing method thereof | |
KR100612425B1 (ko) | 안테나가 내장된 무연 칩 캐리어의 구조 및 제조방법 | |
US6921980B2 (en) | Integrated semiconductor circuit including electronic component connected between different component connection portions | |
US8766408B2 (en) | Semiconductor device and manufacturing method thereof | |
US20030230805A1 (en) | Semiconductor device and manufacturing method thereof | |
KR20000059861A (ko) | 와이어 어래이드 칩 사이즈 패키지 및 그 제조방법 | |
US7858512B2 (en) | Semiconductor with bottom-side wrap-around flange contact | |
JP7093859B2 (ja) | チップパッケージ及びその製造方法 | |
KR20040030966A (ko) | 인덕터가 내장된 무연 칩 캐리어의 구조 및 제조방법 | |
TWI732678B (zh) | 晶片封裝體及其製造方法 | |
JP2007280084A (ja) | 半導体装置及びその製造方法 | |
US9640580B2 (en) | Image sensor packages and methods of fabricating the same | |
JP2004165188A (ja) | 半導体装置及びその製造方法 | |
US8653661B2 (en) | Package having MEMS element and fabrication method thereof | |
US20220415802A1 (en) | Semiconductor package | |
CN111180422B (zh) | 芯片封装结构及其制造方法 | |
CN113140549A (zh) | 半导体设备封装和其制造方法 | |
JP2005294875A (ja) | 半導体装置及びその製造方法 | |
US11695199B2 (en) | Antenna device and manufacturing method thereof | |
KR20230068687A (ko) | 반도체 패키지 및 그 제조 방법 | |
JP2004006820A (ja) | 半導体装置及びその製造方法 | |
KR20030001009A (ko) | 멀티칩 패키지 제조 방법 | |
JP2004327748A (ja) | 半導体装置及びその製造方法 | |
JP2008078327A (ja) | 半導体装置及び半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20210104 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20220126 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220215 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220510 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20220607 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20220620 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7093859 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |