US20180358398A1 - Chip package and manufacturing method thereof - Google Patents

Chip package and manufacturing method thereof Download PDF

Info

Publication number
US20180358398A1
US20180358398A1 US15/996,841 US201815996841A US2018358398A1 US 20180358398 A1 US20180358398 A1 US 20180358398A1 US 201815996841 A US201815996841 A US 201815996841A US 2018358398 A1 US2018358398 A1 US 2018358398A1
Authority
US
United States
Prior art keywords
layer
chip
hole
chip package
wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US15/996,841
Inventor
Yen-Shih Ho
Tsang-Yu Liu
Po-Han Lee
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
XinTec Inc
Original Assignee
XinTec Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by XinTec Inc filed Critical XinTec Inc
Priority to US15/996,841 priority Critical patent/US20180358398A1/en
Assigned to XINTEC INC. reassignment XINTEC INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: HO, YEN-SHIH, LEE, PO-HAN, LIU, TSANG-YU
Publication of US20180358398A1 publication Critical patent/US20180358398A1/en
Priority to US16/950,810 priority patent/US11476293B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14636—Interconnect structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5226—Via connections in a multilevel interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/43—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14632—Wafer-level processed structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14685—Process for coatings or optical elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14683—Processes or apparatus peculiar to the manufacture or treatment of these devices or parts thereof
    • H01L27/14687—Wafer level processing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02371—Disposition of the redistribution layers connecting the bonding area on a surface of the semiconductor or solid-state body with another surface of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02372—Disposition of the redistribution layers connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02377—Fan-in arrangement
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/023—Redistribution layers [RDL] for bonding areas
    • H01L2224/0237—Disposition of the redistribution layers
    • H01L2224/02381—Side view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05541—Structure
    • H01L2224/05548—Bonding area integrally formed with a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/06136—Covering only the central area of the surface to be connected, i.e. central arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13022—Disposition the bump connector being at least partially embedded in the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13024—Disposition the bump connector being disposed on a redistribution layer on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14131—Square or rectangular array being uniform, i.e. having a uniform pitch across the array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1412—Layout
    • H01L2224/1413—Square or rectangular array
    • H01L2224/14134—Square or rectangular array covering only portions of the surface to be connected
    • H01L2224/14136—Covering only the central area of the surface to be connected, i.e. central arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/1462—Coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14678—Contact-type imagers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Definitions

  • the present invention relates to a chip package and a manufacturing method of the chip package.
  • a chip package can protect the chip therein to prevent the chip from environmental pollution, and it also provides electrical connection paths between inner electronic elements of the chip and external devices.
  • moisture or oil stains easily remain on the electronic product, thereby causing the chip package in the electronic product to be polluted.
  • a sensor is easily physically damaged, thereby reducing the lifespan of the electronic product.
  • the capacitance of a typical electronic product is easily attenuated, thereby affecting the sensing capability of the typical electronic product, such as the capability of sensing fingerprints.
  • An aspect of the present invention is to provide a chip package.
  • a chip package includes a chip, a first isolation layer, a redistribution layer, a passivation layer, and an encapsulation layer.
  • the chip has a sensor, a conductive pad, a through hole, a top surface, and a bottom surface that is opposite the top surface.
  • the sensor and the conductive pad are located on the top surface, and the conductive pad is in the through hole.
  • the first isolation layer is located on the bottom surface of the chip and a sidewall that surrounds the through hole.
  • the redistribution layer is located on the first isolation layer and is in electrical contact with the conductive pad that is in the through hole.
  • the passivation layer is located on the first isolation layer and the redistribution layer.
  • the passivation layer on the bottom surface of the chip has an opening, and a portion of the redistribution layer is in the opening.
  • the encapsulation layer is located on the top surface of the chip and covers the sensor and the conductive pad.
  • the encapsulation layer has a flat surface facing away from the chip.
  • An aspect of the present invention is to provide a manufacturing method of a chip package.
  • a manufacturing method of a chip package includes forming a temporary bonding layer on a carrier, forming an encapsulation layer on a top surface of a wafer or on the temporary bonding layer, bonding the carrier to the wafer, in which the encapsulation layer and the temporary bonding layer are located between the wafer and the carrier, and the encapsulation layer covers a sensor and a conductive pad of the wafer, patterning a bottom surface of the wafer to form a through hole, in which the conductive pad is exposed through the through hole, forming an isolation layer on the bottom surface of the wafer and a sidewall of the through hole, forming a redistribution layer on the isolation layer and the conductive pad that is in the through hole, forming a passivation layer on the isolation layer and the redistribution layer, in which the passivation layer has an opening, and a portion of the redistribution layer is in the opening, and removing the temporary bonding layer and the carrier.
  • An aspect of the present invention is to provide a chip package.
  • a chip package includes a chip, a molding compound, a redistribution layer, a passivation layer, and an encapsulation layer.
  • the chip has a sensor, a conductive pad, a top surface, a bottom surface that is opposite the top surface, and a lateral surface that adjoins the top surface and the bottom surface.
  • the sensor and the conductive pad are located on the top surface, and the conductive pad protrudes from the lateral surface.
  • the molding compound covers the bottom surface and the lateral surface of the chip, and has a through hole.
  • the conductive pad is in the through hole.
  • the redistribution layer is located on the molding compound and is in electrical contact with the conductive pad that is in the through hole.
  • the passivation layer is located on the molding compound and the redistribution layer.
  • the passivation layer on the bottom surface of the chip has an opening, and a portion of the redistribution layer is in the opening.
  • the encapsulation layer is located on the top surface of the chip and covers the sensor and the conductive pad.
  • the encapsulation layer has a flat surface facing away from the chip.
  • An aspect of the present invention is to provide a manufacturing method of a chip package.
  • a manufacturing method of a chip package includes forming a temporary bonding layer on a carrier, forming an encapsulation layer on a top surface of a wafer or on the temporary bonding layer, bonding the carrier to the wafer, in which the encapsulation layer and the temporary bonding layer are located between the wafer and the carrier, and the encapsulation layer covers a sensor and a conductive pad of the wafer, patterning a bottom surface of the wafer to form a dicing trench, in which the conductive pad is exposed through the dicing trench, molding a molding compound to cover the bottom surface of the wafer and the dicing trench, forming a through hole in the molding compound by laser drilling, in which the conductive pad is in the through hole, forming a redistribution layer on the molding compound and the conductive pad that is in the through hole, forming a passivation layer on the molding compound and the redistribution layer, in which the passivation layer has an opening, and a portion of
  • the encapsulation layer is located on the top surface of the chip and covers the sensor and the conductive pad, thereby preventing the sensor and the conductive pad from being polluted by moisture, oil stain, or dust.
  • the encapsulation layer has the flat surface facing away from the chip, and thus the top of the chip package is configured with full planarization. Such a design is a convenient factor for assembly, and can improve a tactile sensation for users.
  • the encapsulation layer having a suitable thickness and a suitable dielectric constant can prevent capacitance attenuation, thereby improving the detect sensitivity of the chip package for fingerprints.
  • FIG. 1A is a top view of a chip package according to one embodiment of the present invention.
  • FIG. 1B is a cross-sectional view of the chip package taken along line 1 B- 1 B shown in FIG. 1A ;
  • FIG. 2 is a cross-sectional view of a chip package according to one embodiment of the present invention.
  • FIGS. 3 to 8 are cross-sectional views of a manufacturing method of a chip package according to one embodiment of the present invention.
  • FIG. 9 is a cross-sectional view of a chip package according to one embodiment of the present invention.
  • FIG. 10A is a cross-sectional view of a chip package according to one embodiment of the present invention.
  • FIG. 10B is a cross-sectional view of a chip package according to one embodiment of the present invention.
  • FIGS. 11 to 15B are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention.
  • FIG. 16 is a cross-sectional view of a chip package according to one embodiment of the present invention.
  • FIG. 17A is a cross-sectional view of a chip package according to one embodiment of the present invention.
  • FIG. 17B is a cross-sectional view of a chip package according to one embodiment of the present invention.
  • FIGS. 18 to 22 are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention.
  • FIG. 1A is a top view of a chip package 100 according to one embodiment of the present invention.
  • FIG. 1B is a cross-sectional view of the chip package 100 taken along line 1 B- 1 B shown in FIG. 1A .
  • the chip package 100 includes a chip 110 , an isolation layer 120 , a redistribution layer 130 , a passivation layer 140 , and an encapsulation layer 150 .
  • the chip 110 has a sensor 112 , a conductive pad 114 , a through hole 116 , a top surface 111 , and a bottom surface 113 that is opposite the top surface 111 .
  • the sensor 112 and the conductive pad 114 are located on the top surface 111 of the chip 110 , and the conductive pad 114 is in the through hole 116 .
  • the isolation layer 120 is located on the bottom surface 113 of the chip 110 and a sidewall 115 that surrounds the through hole 116 .
  • the redistribution layer 130 is located on the isolation layer 120 , and is in electrical contact with the conductive pad 114 that is in the through hole 116 .
  • the passivation layer 140 is located on the isolation layer 120 and the redistribution layer 130 .
  • the passivation layer 140 on the bottom surface 113 of the chip 110 has an opening 142 , and a portion of the redistribution layer 130 is in the opening 142 .
  • the encapsulation layer 150 is located on the top surface 111 of the chip 110 and covers the sensor 112 and the conductive pad 114 . Moreover, the encapsulation layer 150 has a flat surface 152 that faces away from the chip 110 .
  • the chip 110 may be made of silicon.
  • the sensor 112 is a fingerprint sensor.
  • the sensor 112 may be an image sensor, and the present invention is not limited in this regard.
  • the redistribution layer 130 of the chip package 100 is exposed through the opening 142 of the passivation layer 140 , and may be used to electrically connect to a conductive structure of an external electronic element (e.g., a printed circuit board). Such a configuration is described as a land grid array (LGA).
  • LGA land grid array
  • the encapsulation layer 150 is located on the top surface 111 of the chip 110 and covers the sensor 112 and the conductive pad 114 , the sensor 112 and the conductive pad 114 may be prevented from being polluted by moisture, oil stain, or dust. As a result, the yield and reliability of the chip package 100 can be improved, and the lifespan of the chip package 100 can be extended. Moreover, because the chip package 100 has the encapsulation layer 150 , designers may select the chip 110 having a small thickness to reduce the total thickness of the chip package 100 but not to lead the chip 110 to be broken. In addition, the encapsulation layer 150 has the flat surface 152 that faces away from the chip 110 , and thus the top of the chip package 100 is configured with full planarization.
  • the encapsulation layer 150 having a suitable thickness and a suitable dielectric constant can prevent capacitance attenuation, thereby improving the detect sensitivity of the chip package 100 for fingerprints.
  • the thickness of the encapsulation layer 150 may be in a range from 5 ⁇ m to 40 ⁇ m, and the dielectric constant of the encapsulation layer 150 may be greater than 5.
  • the chip package 100 may further include an isolation layer 160 .
  • the isolation layer 160 is located on the top surface 111 of the chip 110 , and is covered by the encapsulation layer 150 .
  • FIG. 2 is a cross-sectional view of a chip package 100 a according to one embodiment of the present invention.
  • the chip package 100 a includes the chip 110 , the isolation layer 120 , the redistribution layer 130 , the passivation layer 140 , and the encapsulation layer 150 .
  • the difference between this embodiment and the embodiment shown in FIG. 1B is that the chip package 100 a further includes a conductive structure 170 .
  • the conductive structure 170 is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 , and protrudes from the passivation layer 140 .
  • the conductive structure 170 may be used to electrically connect conductive contacts of an external electronic element (e.g., a printed circuit board).
  • Such a configuration is a ball grid array (BGA).
  • FIGS. 3 to 8 are cross-sectional views of a manufacturing method of a chip package according to one embodiment of the present invention.
  • a temporary bonding layer 210 is formed on a carrier 220
  • the encapsulation layer 150 is formed on the top surface 111 of a wafer 110 a or on the temporary bonding layer 210 .
  • the wafer 110 a is referred to as a semiconductor structure which is not yet divided into plural chips 110 (see FIG. 1B and FIG. 2 ), such as a silicon wafer.
  • the carrier 220 may be bonded to the wafer 110 a through the temporary bonding layer 210 and the encapsulation layer 150 , such that the encapsulation layer 150 and the temporary bonding layer 210 are located between the wafer 110 a and the carrier 220 , and the encapsulation layer 150 covers the sensor 112 and the conductive pad 114 of the wafer 110 a .
  • a grinding treatment may be performed on a bottom surface 113 of the wafer 110 a to reduce the thickness of the wafer 110 a as deemed necessary.
  • the bottom surface 113 of the wafer 110 a is patterned to form the through hole 116 , such that the conductive pad 114 is exposed through the through hole 116 .
  • the wafer 110 a may be patterned by photolithography.
  • photolithography may include exposure, development, and etch processes.
  • the bottom surface of the wafer 113 may be patterned to form a dicing trench 105 , such that a portion of the wafer 110 a is located between the dicing trench 105 and the through hole 116 .
  • the dicing trench 105 may be used as a cutting path for a cutting tool, as shown in FIG. 8 .
  • the isolation layer 120 may be formed on the bottom surface 113 of the wafer 110 a , the sidewall 115 of the through hole 116 , and the conductive pad 114 that is in the through hole 116 through chemical vapor deposition (CVD). Thereafter, an etch process is performed on the isolation layer 120 to remove the isolation layer 120 that is on the conductive pad 114 . As shown in FIG. 6 , after the formation of the isolation layer 120 , the redistribution layer 130 may be formed on the isolation layer 120 and the conductive pad 114 that is in the through hole 116 .
  • CVD chemical vapor deposition
  • the passivation layer 140 may be formed on the isolation layer 120 and the redistribution layer 130 , and a portion of the passivation layer 140 may be located in the dicing trench 105 . Moreover, the passivation layer 140 may be patterned to have the opening 142 , such that a portion of the redistribution layer 130 is in the opening 142 . As shown in FIG. 8 , after the formation of the passivation layer 140 , the temporary bonding layer 210 and the carrier 220 may be optionally removed. For example, ultraviolet light may be utilized to irradiate the temporary bonding layer 210 , thereby eliminating the adhesion of the temporary bonding layer 210 .
  • the encapsulation layer 150 and the passivation layer 140 may be cut along the dicing trench 105 .
  • the encapsulation layer 150 and the passivation layer 140 may be cut along line L-L.
  • the conductive structure 170 may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 , such that the conductive structure 170 may be electrically connected to the conductive pad 114 through the redistribution layer 130 .
  • the temporary bonding layer 210 and the carrier 220 may be optionally removed, and the encapsulation layer 150 and the passivation layer 140 are cut along line L-L. After the dicing step, the chip package 100 a of FIG. 2 can be obtained.
  • FIG. 9 is a cross-sectional view of a chip package 100 b according to one embodiment of the present invention.
  • the chip package 100 b includes the chip 110 , the isolation layer 120 , the redistribution layer 130 , the passivation layer 140 , and the encapsulation layer 150 .
  • the difference between this embodiment and the embodiment shown in FIG. 1B is that the chip 110 of the chip package 100 b further has a concave portion 118 .
  • the through hole 116 is higher than the concave portion 118 in position.
  • the concave portion 118 has two adjacent surfaces 117 and 119 , and the surface 117 of the concave portion 118 adjoins the sidewall 115 of the through hole 116 , and the surface 119 of the concave portion 118 adjoins the bottom surface 113 of the chip 110 .
  • An obtuse angle ⁇ is formed between the two surfaces 117 and 119 of the concave portion 118 .
  • the sidewall 115 of the through hole 116 , the two surfaces 117 and 119 of the concave portion 118 , and the bottom surface 113 of the chip 110 present a step profile.
  • the redistribution layer 130 extends from the conductive pad 114 to the bottom surface 113 of the chip 110 along the sidewall 115 of the through hole 116 and the two surfaces 117 and 119 of the concave portion 118 , such that the redistribution layer 130 presents a step profile to prevent from being easily broken.
  • the redistribution layer 130 is exposed through the opening 142 of the passivation layer 140 , and thus the chip package 100 b has a land grid array.
  • FIG. 10A is a cross-sectional view of a chip package 100 c according to one embodiment of the present invention.
  • the chip package 100 c includes the chip 110 , the isolation layer 120 , the redistribution layer 130 , the passivation layer 140 , and the encapsulation layer 150 .
  • the difference between this embodiment and the embodiment shown in FIG. 9 is that the chip package 100 c further includes the conductive structure 170 .
  • the conductive structure 170 is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 . In this embodiment, the conductive structure 170 protrudes from the passivation layer 140 , and the chip package 100 c has a ball grid array.
  • FIG. 10B is a cross-sectional view of a chip package 100 c ′ according to one embodiment of the present invention.
  • the chip package 100 c ′ includes the chip 110 , the isolation layer 120 , the redistribution layer 130 , the passivation layer 140 , and the encapsulation layer 150 .
  • the chip package 100 c ′ further includes a conductive structure 170 a and a molding compound 190 .
  • the conductive structure 170 a is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 .
  • the conductive structure 170 a has a bottom surface 172 facing away from the redistribution layer 130 .
  • the molding compound 190 covers the passivation layer 140 and surrounds the conductive structure 170 a .
  • the molding compound 190 has a bottom surface 192 facing away from the passivation layer 140 , and the bottom surface 192 of the molding compound 190 and the bottom surface 172 of the conductive structure 170 a are at the same horizontal level.
  • FIGS. 11 to 15B are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention.
  • the temporary bonding layer 210 is formed on the carrier 220
  • the encapsulation layer 150 is formed on the top surface 111 of the wafer 110 a or on the temporary bonding layer 210 .
  • the carrier 220 may be bonded to the wafer 110 a through the temporary bonding layer 210 and the encapsulation layer 150 , and a grinding treatment may be performed on the bottom surface 113 of the wafer 110 a to reduce the thickness of the wafer 110 a as deemed necessary.
  • the bottom surface 113 of the wafer 110 a may be patterned to form the through hole 116 , such that the conductive pad 114 is exposed through the through hole 116 .
  • the bottom surface 113 of the wafer 110 a is patterned to form the concave portion 118 , and the concave portion 118 has two adjacent surfaces 117 and 119 .
  • the surface 117 of the concave portion 118 is patterned to form the through hole 116 , such that the two surfaces 117 and 119 of the concave portion 118 are respectively adjoin the sidewall 115 of the through hole 116 and the bottom surface 113 of the wafer 110 a .
  • a two-step etch treatment is used to form the concave portion 118 and the through hole 116 in sequence.
  • the wafer 110 a may be patterned to form the dicing trench 105 , such that a portion of the wafer 110 a is located between the dicing trench 105 and the through hole 116 .
  • the dicing trench 105 may be used as a cutting path for a cutting tool, as shown in FIG. 15A .
  • the isolation layer 120 may be formed on the bottom surface 113 of the wafer 110 a , the surfaces 117 and 119 of the concave portion 118 , the sidewall 115 of the through hole 116 , and the conductive pad 114 that is in the through hole 116 . Thereafter, an etch treatment is performed on the isolation layer 120 to remove the isolation layer 120 that is on the conductive pad 114 . As shown in FIG. 13 , after the isolation layer 120 is formed, the redistribution layer 130 may be formed on the isolation layer 120 and the conductive pad 114 that is in the through hole 116 .
  • the passivation layer 140 may be formed on the isolation layer 120 and the redistribution layer 130 , and a portion of the passivation layer 140 may be located in the dicing trench 105 . Moreover, the passivation layer 140 may be patterned to have the opening 142 , such that a portion of the redistribution layer 130 is in the opening 142 . As shown in FIG. 15A , after the formation of the passivation layer 140 , the temporary bonding layer 210 and the carrier 220 may be optionally removed. For example, ultraviolet light may be utilized to irradiate the temporary bonding layer 210 , thereby eliminating the adhesion of the temporary bonding layer 210 .
  • the encapsulation layer 150 and the passivation layer 140 may be cut along the dicing trench 105 .
  • the encapsulation layer 150 and the passivation layer 140 may be cut along line L-L.
  • the conductive structure 170 may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 , such that the conductive structure 170 may be electrically connected to the conductive pad 114 through the redistribution layer 130 .
  • the temporary bonding layer 210 and the carrier 220 may be optionally removed, and the encapsulation layer 150 and the passivation layer 140 are cut along line L-L. After the dicing step, the chip package 100 c of FIG. 10A can be obtained.
  • the conductive structure 170 may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 and then the molding compound 190 is formed to cover the passivation layer 140 and the conductive structure 170 before the dicing step of FIG. 15A . Thereafter, a grinding treatment may be performed on the molding compound 190 and the conductive structure 170 from the bottom surface 192 of the molding compound 190 . As a result, the chip package 100 c ′ having the conductive structure 170 a of FIG. 10B can be obtained after a dicing step.
  • FIG. 16 is a cross-sectional view of a chip package 100 d according to one embodiment of the present invention.
  • the chip package 100 d includes the chip 110 , a molding compound 180 , the redistribution layer 130 , the passivation layer 140 , and the encapsulation layer 150 .
  • the chip 110 has the sensor 112 , the conductive pad 114 , the top surface 111 , the bottom surface 113 that is opposite the top surface 111 , and a lateral surface 109 that adjoins the top surface 111 and the bottom surface 113 .
  • the sensor 112 and the conductive pad 114 are located on the top surface 111 of the chip 110 , and the conductive pad 114 protrudes from the lateral surface 109 .
  • the molding compound 180 covers the bottom surface 113 and the lateral surface 109 of the chip 110 , and has a through hole 182 .
  • the conductive pad 114 is in the through hole 182 .
  • the redistribution layer 130 is located on the molding compound 180 and is in electrical contact with the conductive pad 114 that is in the through hole 182 .
  • the passivation layer 140 is located on the molding compound 180 and the redistribution layer 130 . In this embodiment, the passivation layer 140 and the molding compound 180 may be made of the same material, such as epoxy, but the present invention is not limited in this regard.
  • the passivation layer 140 on the bottom surface 113 of the chip 110 has an opening 142 , and a portion of the redistribution layer 130 is in the opening 142 .
  • the redistribution layer 130 is exposed through the opening 142 of the passivation layer 140 , and thus the chip package 100 d has a land grid array.
  • the encapsulation layer 150 is located on the top surface 111 of the chip 110 and covers the sensor 112 and the conductive pad 114 .
  • the encapsulation layer 150 has the flat surface 152 that faces away from the chip 110 .
  • the thickness of the encapsulation layer 150 may be in a range from 5 ⁇ m to 40 ⁇ m, and the dielectric constant of the encapsulation layer 150 may be greater than 5.
  • the molding compound 180 has a surface 184 that surrounds the through hole 182 and a surface 186 that faces away from the bottom surface 113 of the chip 110 , and the surface 184 is perpendicular to the surface 186 .
  • the redistribution layer 130 extends from the conductive pad 114 to the surface 186 of the molding compound 180 along the surface 184 of the molding compound 180 .
  • the chip package 100 d may further include the isolation layer 160 .
  • the isolation layer 160 is located on the top surface 111 of the chip 110 , and is covered by the encapsulation layer 150 .
  • FIG. 17A is a cross-sectional view of a chip package 100 e according to one embodiment of the present invention.
  • the chip package 100 e includes the chip 110 , the molding compound 180 , the redistribution layer 130 , the passivation layer 140 , and the encapsulation layer 150 .
  • the difference between this embodiment and the embodiment shown in FIG. 16 is that the chip package 100 e further includes the conductive structure 170 .
  • the conductive structure 170 is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 . In this embodiment, the conductive structure 170 protrudes from the passivation layer 140 , and thus the chip package 100 e has a ball grid array.
  • FIG. 17B is a cross-sectional view of a chip package 100 e ′ according to one embodiment of the present invention.
  • the chip package 100 e ′ includes the chip 110 , the isolation layer 120 , a redistribution layer 130 a , the passivation layer 140 , and the encapsulation layer 150 .
  • the difference between this embodiment and the embodiment shown in FIG. 17A is that a conductive structure 170 b of the chip package 100 e ′ has a bottom surface 172 facing away from the redistribution layer 130 a , and the bottom surface 172 of the conductive structure 170 b is level with the passivation layer 140 .
  • a through hole 182 a and the redistribution layer 130 a of the chip package 100 e ′ extend to the encapsulation layer 150 , in which the redistribution layer 130 a may fill the through hole 182 a that is in the conductive pad 114 and the encapsulation layer 150 .
  • FIGS. 18 to 22 are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention.
  • the temporary bonding layer 210 is formed on the carrier 220
  • the encapsulation layer 150 is formed on the top surface 111 of the wafer 110 a or on the temporary bonding layer 210 .
  • the carrier 220 may be bonded to the wafer 110 a through the temporary bonding layer 210 and the encapsulation layer 150 , and a grinding treatment may be performed on the bottom surface 113 of the wafer 110 a to reduce the thickness of the wafer 110 a as deemed necessary.
  • the bottom surface 113 of the wafer 110 a may be patterned to form the dicing trench 105 , such that the conductive pad 114 is exposed through the dicing trench 105 .
  • the dicing trench 105 may be used as a cutting path for a cutting tool, as shown in FIG. 22 .
  • the molding compound 180 is molded to cover the bottom surface 113 of the wafer 110 a and the dicing trench 105 . Thereafter, the through hole 182 is formed in the molding compound 180 by laser drilling, such that the conductive pad 114 is in the through hole 182 . As shown in FIG. 20A , after the formation of the through hole 182 of the molding compound 180 , the redistribution layer 130 may be formed on the surfaces 184 and 186 of the molding compound 180 and the conductive pad 114 that is in the through hole 182 .
  • the passivation layer 140 may be formed on the molding compound 180 and the redistribution layer 130 . Moreover, the passivation layer 140 may be patterned to have the opening 142 , such that a portion of the redistribution layer 130 is in the opening 142 . As shown in FIG. 22 , after the formation of the passivation layer 140 , the temporary bonding layer 210 and the carrier 220 may be optionally removed. For example, ultraviolet light may be utilized to irradiate the temporary bonding layer 210 , thereby eliminating the adhesion of the temporary bonding layer 210 .
  • the encapsulation layer 150 , the molding compound 180 , and the passivation layer 140 may be cut along the dicing trench 105 .
  • the encapsulation layer 150 , the molding compound 180 , and the passivation layer 140 may be cut along line L-L.
  • the chip package 100 d of FIG. 16 can be obtained.
  • the conductive structure 170 may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 , such that the conductive structure 170 may be electrically connected to the conductive pad 114 through the redistribution layer 130 .
  • the temporary bonding layer 210 and the carrier 220 may be optionally removed, and the encapsulation layer 150 , the molding compound 180 , and the passivation layer 140 are cut along line L-L. After the dicing step, the chip package 100 e of FIG. 17A can be obtained.
  • the through hole 182 a may be formed in the molding compound 180 by laser drilling, and the through hole 182 a passes through the conductive pad 114 and extends to the encapsulation layer 150 .
  • the redistribution layer 130 a is formed not only on the surfaces 184 and 186 of the molding compound 180 and the conductive pad 114 that is in the through hole 182 a , but also on the encapsulation layer 150 that is in the through hole 182 a .
  • the chip package 100 e ′ having the through hole 182 a , the redistribution layer 130 a , and the conductive structure 170 b of FIG. 17B can be obtained.

Abstract

A chip package includes a chip, an isolation layer, a redistribution layer, a passivation layer, and an encapsulation layer. The chip has a sensor, a conductive pad, a through hole, a top surface, and a bottom surface that is opposite the top surface. The sensor and the conductive pad are located on the top surface, and the conductive pad is in the through hole. The isolation layer is located on the bottom surface of the chip and a sidewall that surrounds the through hole. The redistribution layer is located on the isolation layer, and is in electrical contact with the conductive pad. The passivation layer is located on the isolation layer and the redistribution layer. The encapsulation layer is located on the top surface of the chip and covers the sensor and the conductive pad, and has a flat surface facing away from the chip.

Description

    RELATED APPLICATIONS
  • This application claims priority to U.S. provisional Application Ser. No. 62/519,022, filed Jun. 13, 2017, which is herein incorporated by reference.
    • BACKGROUND Field of Invention
  • The present invention relates to a chip package and a manufacturing method of the chip package.
    • Description of Related Art
  • The process of packaging a chip is an important step for forming electronic products. A chip package can protect the chip therein to prevent the chip from environmental pollution, and it also provides electrical connection paths between inner electronic elements of the chip and external devices.
  • During an electronic product capable of sensing fingerprints being used by a user, moisture or oil stains easily remain on the electronic product, thereby causing the chip package in the electronic product to be polluted. In addition, when the electronic product is operated, a sensor is easily physically damaged, thereby reducing the lifespan of the electronic product. Moreover, the capacitance of a typical electronic product is easily attenuated, thereby affecting the sensing capability of the typical electronic product, such as the capability of sensing fingerprints.
    • SUMMARY
  • An aspect of the present invention is to provide a chip package.
  • According to an embodiment of the present invention, a chip package includes a chip, a first isolation layer, a redistribution layer, a passivation layer, and an encapsulation layer. The chip has a sensor, a conductive pad, a through hole, a top surface, and a bottom surface that is opposite the top surface. The sensor and the conductive pad are located on the top surface, and the conductive pad is in the through hole. The first isolation layer is located on the bottom surface of the chip and a sidewall that surrounds the through hole. The redistribution layer is located on the first isolation layer and is in electrical contact with the conductive pad that is in the through hole. The passivation layer is located on the first isolation layer and the redistribution layer. The passivation layer on the bottom surface of the chip has an opening, and a portion of the redistribution layer is in the opening. The encapsulation layer is located on the top surface of the chip and covers the sensor and the conductive pad. The encapsulation layer has a flat surface facing away from the chip.
  • An aspect of the present invention is to provide a manufacturing method of a chip package.
  • According to an embodiment of the present invention, a manufacturing method of a chip package includes forming a temporary bonding layer on a carrier, forming an encapsulation layer on a top surface of a wafer or on the temporary bonding layer, bonding the carrier to the wafer, in which the encapsulation layer and the temporary bonding layer are located between the wafer and the carrier, and the encapsulation layer covers a sensor and a conductive pad of the wafer, patterning a bottom surface of the wafer to form a through hole, in which the conductive pad is exposed through the through hole, forming an isolation layer on the bottom surface of the wafer and a sidewall of the through hole, forming a redistribution layer on the isolation layer and the conductive pad that is in the through hole, forming a passivation layer on the isolation layer and the redistribution layer, in which the passivation layer has an opening, and a portion of the redistribution layer is in the opening, and removing the temporary bonding layer and the carrier.
  • An aspect of the present invention is to provide a chip package.
  • According to an embodiment of the present invention, a chip package includes a chip, a molding compound, a redistribution layer, a passivation layer, and an encapsulation layer. The chip has a sensor, a conductive pad, a top surface, a bottom surface that is opposite the top surface, and a lateral surface that adjoins the top surface and the bottom surface. The sensor and the conductive pad are located on the top surface, and the conductive pad protrudes from the lateral surface. The molding compound covers the bottom surface and the lateral surface of the chip, and has a through hole. The conductive pad is in the through hole. The redistribution layer is located on the molding compound and is in electrical contact with the conductive pad that is in the through hole. The passivation layer is located on the molding compound and the redistribution layer. The passivation layer on the bottom surface of the chip has an opening, and a portion of the redistribution layer is in the opening. The encapsulation layer is located on the top surface of the chip and covers the sensor and the conductive pad. The encapsulation layer has a flat surface facing away from the chip.
  • An aspect of the present invention is to provide a manufacturing method of a chip package.
  • According to an embodiment of the present invention, a manufacturing method of a chip package includes forming a temporary bonding layer on a carrier, forming an encapsulation layer on a top surface of a wafer or on the temporary bonding layer, bonding the carrier to the wafer, in which the encapsulation layer and the temporary bonding layer are located between the wafer and the carrier, and the encapsulation layer covers a sensor and a conductive pad of the wafer, patterning a bottom surface of the wafer to form a dicing trench, in which the conductive pad is exposed through the dicing trench, molding a molding compound to cover the bottom surface of the wafer and the dicing trench, forming a through hole in the molding compound by laser drilling, in which the conductive pad is in the through hole, forming a redistribution layer on the molding compound and the conductive pad that is in the through hole, forming a passivation layer on the molding compound and the redistribution layer, in which the passivation layer has an opening, and a portion of the redistribution layer is in the opening, and removing the temporary bonding layer and the carrier.
  • In the aforementioned embodiments of the present invention, the encapsulation layer is located on the top surface of the chip and covers the sensor and the conductive pad, thereby preventing the sensor and the conductive pad from being polluted by moisture, oil stain, or dust. Moreover, the encapsulation layer has the flat surface facing away from the chip, and thus the top of the chip package is configured with full planarization. Such a design is a convenient factor for assembly, and can improve a tactile sensation for users. In addition, when the chip package is a fingerprint sensing device, the encapsulation layer having a suitable thickness and a suitable dielectric constant can prevent capacitance attenuation, thereby improving the detect sensitivity of the chip package for fingerprints.
  • It is to be understood that both the foregoing general description and the following detailed description are by examples, and are intended to provide further explanation of the invention as claimed.
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • The invention can be more fully understood by reading the following detailed description of the embodiments, with reference made to the accompanying drawings as follows:
  • FIG. 1A is a top view of a chip package according to one embodiment of the present invention;
  • FIG. 1B is a cross-sectional view of the chip package taken along line 1B-1B shown in FIG. 1A;
  • FIG. 2 is a cross-sectional view of a chip package according to one embodiment of the present invention;
  • FIGS. 3 to 8 are cross-sectional views of a manufacturing method of a chip package according to one embodiment of the present invention;
  • FIG. 9 is a cross-sectional view of a chip package according to one embodiment of the present invention;
  • FIG. 10A is a cross-sectional view of a chip package according to one embodiment of the present invention;
  • FIG. 10B is a cross-sectional view of a chip package according to one embodiment of the present invention;
  • FIGS. 11 to 15B are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention;
  • FIG. 16 is a cross-sectional view of a chip package according to one embodiment of the present invention;
  • FIG. 17A is a cross-sectional view of a chip package according to one embodiment of the present invention;
  • FIG. 17B is a cross-sectional view of a chip package according to one embodiment of the present invention; and
  • FIGS. 18 to 22 are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention.
    •  DETAILED DESCRIPTION
  • Reference will now be made in detail to the present embodiments of the invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.
  • FIG. 1A is a top view of a chip package 100 according to one embodiment of the present invention. FIG. 1B is a cross-sectional view of the chip package 100 taken along line 1B-1B shown in FIG. 1A. As shown in FIG. 1A and FIG. 1B, the chip package 100 includes a chip 110, an isolation layer 120, a redistribution layer 130, a passivation layer 140, and an encapsulation layer 150. The chip 110 has a sensor 112, a conductive pad 114, a through hole 116, a top surface 111, and a bottom surface 113 that is opposite the top surface 111. The sensor 112 and the conductive pad 114 are located on the top surface 111 of the chip 110, and the conductive pad 114 is in the through hole 116. The isolation layer 120 is located on the bottom surface 113 of the chip 110 and a sidewall 115 that surrounds the through hole 116. The redistribution layer 130 is located on the isolation layer 120, and is in electrical contact with the conductive pad 114 that is in the through hole 116. The passivation layer 140 is located on the isolation layer 120 and the redistribution layer 130. The passivation layer 140 on the bottom surface 113 of the chip 110 has an opening 142, and a portion of the redistribution layer 130 is in the opening 142. The encapsulation layer 150 is located on the top surface 111 of the chip 110 and covers the sensor 112 and the conductive pad 114. Moreover, the encapsulation layer 150 has a flat surface 152 that faces away from the chip 110.
  • In this embodiment, the chip 110 may be made of silicon. The sensor 112 is a fingerprint sensor. However, in another embodiment, the sensor 112 may be an image sensor, and the present invention is not limited in this regard. The redistribution layer 130 of the chip package 100 is exposed through the opening 142 of the passivation layer 140, and may be used to electrically connect to a conductive structure of an external electronic element (e.g., a printed circuit board). Such a configuration is described as a land grid array (LGA).
  • Since the encapsulation layer 150 is located on the top surface 111 of the chip 110 and covers the sensor 112 and the conductive pad 114, the sensor 112 and the conductive pad 114 may be prevented from being polluted by moisture, oil stain, or dust. As a result, the yield and reliability of the chip package 100 can be improved, and the lifespan of the chip package 100 can be extended. Moreover, because the chip package 100 has the encapsulation layer 150, designers may select the chip 110 having a small thickness to reduce the total thickness of the chip package 100 but not to lead the chip 110 to be broken. In addition, the encapsulation layer 150 has the flat surface 152 that faces away from the chip 110, and thus the top of the chip package 100 is configured with full planarization. Such a design is a convenient factor for assembly, and can improve a tactile sensation for users. When the chip package 100 is a fingerprint sensing device, the encapsulation layer 150 having a suitable thickness and a suitable dielectric constant can prevent capacitance attenuation, thereby improving the detect sensitivity of the chip package 100 for fingerprints. For example, the thickness of the encapsulation layer 150 may be in a range from 5 μm to 40 μm, and the dielectric constant of the encapsulation layer 150 may be greater than 5.
  • Furthermore, the chip package 100 may further include an isolation layer 160. The isolation layer 160 is located on the top surface 111 of the chip 110, and is covered by the encapsulation layer 150.
  • FIG. 2 is a cross-sectional view of a chip package 100 a according to one embodiment of the present invention. The chip package 100 a includes the chip 110, the isolation layer 120, the redistribution layer 130, the passivation layer 140, and the encapsulation layer 150. The difference between this embodiment and the embodiment shown in FIG. 1B is that the chip package 100 a further includes a conductive structure 170. The conductive structure 170 is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140, and protrudes from the passivation layer 140. The conductive structure 170 may be used to electrically connect conductive contacts of an external electronic element (e.g., a printed circuit board). Such a configuration is a ball grid array (BGA).
  • In the following description, manufacturing methods of the chip package 100 of FIG. 1B and the chip package 100 a of FIG. 2 will be described.
  • FIGS. 3 to 8 are cross-sectional views of a manufacturing method of a chip package according to one embodiment of the present invention. As shown in FIG. 3, first of all, a temporary bonding layer 210 is formed on a carrier 220, and the encapsulation layer 150 is formed on the top surface 111 of a wafer 110 a or on the temporary bonding layer 210. The wafer 110 a is referred to as a semiconductor structure which is not yet divided into plural chips 110 (see FIG. 1B and FIG. 2), such as a silicon wafer. Thereafter, the carrier 220 may be bonded to the wafer 110 a through the temporary bonding layer 210 and the encapsulation layer 150, such that the encapsulation layer 150 and the temporary bonding layer 210 are located between the wafer 110 a and the carrier 220, and the encapsulation layer 150 covers the sensor 112 and the conductive pad 114 of the wafer 110 a. Afterwards, a grinding treatment may be performed on a bottom surface 113 of the wafer 110 a to reduce the thickness of the wafer 110 a as deemed necessary.
  • As shown in FIG. 4, after bonding the carrier 220 to the wafer 110 a and the grinding treatment, the bottom surface 113 of the wafer 110 a is patterned to form the through hole 116, such that the conductive pad 114 is exposed through the through hole 116. In this step, the wafer 110 a may be patterned by photolithography. For example, photolithography may include exposure, development, and etch processes. In this embodiment, the bottom surface of the wafer 113 may be patterned to form a dicing trench 105, such that a portion of the wafer 110 a is located between the dicing trench 105 and the through hole 116. In the subsequent manufacturing process, the dicing trench 105 may be used as a cutting path for a cutting tool, as shown in FIG. 8.
  • As shown in FIG. 5, after the through hole 116 is formed, the isolation layer 120 may be formed on the bottom surface 113 of the wafer 110 a, the sidewall 115 of the through hole 116, and the conductive pad 114 that is in the through hole 116 through chemical vapor deposition (CVD). Thereafter, an etch process is performed on the isolation layer 120 to remove the isolation layer 120 that is on the conductive pad 114. As shown in FIG. 6, after the formation of the isolation layer 120, the redistribution layer 130 may be formed on the isolation layer 120 and the conductive pad 114 that is in the through hole 116.
  • As shown in FIG. 7, next, the passivation layer 140 may be formed on the isolation layer 120 and the redistribution layer 130, and a portion of the passivation layer 140 may be located in the dicing trench 105. Moreover, the passivation layer 140 may be patterned to have the opening 142, such that a portion of the redistribution layer 130 is in the opening 142. As shown in FIG. 8, after the formation of the passivation layer 140, the temporary bonding layer 210 and the carrier 220 may be optionally removed. For example, ultraviolet light may be utilized to irradiate the temporary bonding layer 210, thereby eliminating the adhesion of the temporary bonding layer 210. Afterwards, the encapsulation layer 150 and the passivation layer 140 may be cut along the dicing trench 105. In other words, the encapsulation layer 150 and the passivation layer 140 may be cut along line L-L. After the dicing step, the chip package 100 of FIG. 1B can be obtained.
  • In addition, before the removal of the temporary bonding layer 210 and the carrier 220, the conductive structure 170 (see FIG. 2) may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140, such that the conductive structure 170 may be electrically connected to the conductive pad 114 through the redistribution layer 130. After the formation of the conductive structure 170, the temporary bonding layer 210 and the carrier 220 may be optionally removed, and the encapsulation layer 150 and the passivation layer 140 are cut along line L-L. After the dicing step, the chip package 100 a of FIG. 2 can be obtained.
  • It is to be noted that the connection relationship of the aforementioned elements will not be repeated. In the following description, other types of the chip packages will be described.
  • FIG. 9 is a cross-sectional view of a chip package 100 b according to one embodiment of the present invention. The chip package 100 b includes the chip 110, the isolation layer 120, the redistribution layer 130, the passivation layer 140, and the encapsulation layer 150. The difference between this embodiment and the embodiment shown in FIG. 1B is that the chip 110 of the chip package 100 b further has a concave portion 118. The through hole 116 is higher than the concave portion 118 in position. The concave portion 118 has two adjacent surfaces 117 and 119, and the surface 117 of the concave portion 118 adjoins the sidewall 115 of the through hole 116, and the surface 119 of the concave portion 118 adjoins the bottom surface 113 of the chip 110. An obtuse angle θ is formed between the two surfaces 117 and 119 of the concave portion 118. The sidewall 115 of the through hole 116, the two surfaces 117 and 119 of the concave portion 118, and the bottom surface 113 of the chip 110 present a step profile. Therefore, the redistribution layer 130 extends from the conductive pad 114 to the bottom surface 113 of the chip 110 along the sidewall 115 of the through hole 116 and the two surfaces 117 and 119 of the concave portion 118, such that the redistribution layer 130 presents a step profile to prevent from being easily broken. In this embodiment, the redistribution layer 130 is exposed through the opening 142 of the passivation layer 140, and thus the chip package 100 b has a land grid array.
  • FIG. 10A is a cross-sectional view of a chip package 100 c according to one embodiment of the present invention. The chip package 100 c includes the chip 110, the isolation layer 120, the redistribution layer 130, the passivation layer 140, and the encapsulation layer 150. The difference between this embodiment and the embodiment shown in FIG. 9 is that the chip package 100 c further includes the conductive structure 170. The conductive structure 170 is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140. In this embodiment, the conductive structure 170 protrudes from the passivation layer 140, and the chip package 100 c has a ball grid array.
  • FIG. 10B is a cross-sectional view of a chip package 100 c′ according to one embodiment of the present invention. The chip package 100 c′ includes the chip 110, the isolation layer 120, the redistribution layer 130, the passivation layer 140, and the encapsulation layer 150. The difference between this embodiment and the embodiment shown in FIG. 9 is that the chip package 100 c′ further includes a conductive structure 170 a and a molding compound 190. The conductive structure 170 a is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140. In this embodiment, the conductive structure 170 a has a bottom surface 172 facing away from the redistribution layer 130. The molding compound 190 covers the passivation layer 140 and surrounds the conductive structure 170 a. The molding compound 190 has a bottom surface 192 facing away from the passivation layer 140, and the bottom surface 192 of the molding compound 190 and the bottom surface 172 of the conductive structure 170 a are at the same horizontal level.
  • In the following description, manufacturing methods of the chip package 100 b of FIG. 9 and the chip package 100 c of FIG. 10A will be described.
  • FIGS. 11 to 15B are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention. As shown in FIG. 3 and FIG. 11, first of all, the temporary bonding layer 210 is formed on the carrier 220, and the encapsulation layer 150 is formed on the top surface 111 of the wafer 110 a or on the temporary bonding layer 210. Thereafter, the carrier 220 may be bonded to the wafer 110 a through the temporary bonding layer 210 and the encapsulation layer 150, and a grinding treatment may be performed on the bottom surface 113 of the wafer 110 a to reduce the thickness of the wafer 110 a as deemed necessary. After bonding the carrier 220 to the wafer 110 a and the grinding treatment, the bottom surface 113 of the wafer 110 a may be patterned to form the through hole 116, such that the conductive pad 114 is exposed through the through hole 116. In this step, the bottom surface 113 of the wafer 110 a is patterned to form the concave portion 118, and the concave portion 118 has two adjacent surfaces 117 and 119. Thereafter, the surface 117 of the concave portion 118 is patterned to form the through hole 116, such that the two surfaces 117 and 119 of the concave portion 118 are respectively adjoin the sidewall 115 of the through hole 116 and the bottom surface 113 of the wafer 110 a. For example, a two-step etch treatment is used to form the concave portion 118 and the through hole 116 in sequence. Moreover, in the step of forming the through hole 116, the wafer 110 a may be patterned to form the dicing trench 105, such that a portion of the wafer 110 a is located between the dicing trench 105 and the through hole 116. In the subsequent manufacturing process, the dicing trench 105 may be used as a cutting path for a cutting tool, as shown in FIG. 15A.
  • As shown in FIG. 12, after the formations of the concave portion 118 and the through hole 116, the isolation layer 120 may be formed on the bottom surface 113 of the wafer 110 a, the surfaces 117 and 119 of the concave portion 118, the sidewall 115 of the through hole 116, and the conductive pad 114 that is in the through hole 116. Thereafter, an etch treatment is performed on the isolation layer 120 to remove the isolation layer 120 that is on the conductive pad 114. As shown in FIG. 13, after the isolation layer 120 is formed, the redistribution layer 130 may be formed on the isolation layer 120 and the conductive pad 114 that is in the through hole 116.
  • As shown in FIG. 14, next, the passivation layer 140 may be formed on the isolation layer 120 and the redistribution layer 130, and a portion of the passivation layer 140 may be located in the dicing trench 105. Moreover, the passivation layer 140 may be patterned to have the opening 142, such that a portion of the redistribution layer 130 is in the opening 142. As shown in FIG. 15A, after the formation of the passivation layer 140, the temporary bonding layer 210 and the carrier 220 may be optionally removed. For example, ultraviolet light may be utilized to irradiate the temporary bonding layer 210, thereby eliminating the adhesion of the temporary bonding layer 210. Afterwards, the encapsulation layer 150 and the passivation layer 140 may be cut along the dicing trench 105. In other words, the encapsulation layer 150 and the passivation layer 140 may be cut along line L-L. After the dicing step, the chip package 100 b of FIG. 9 can be obtained.
  • In addition, before the removal of the temporary bonding layer 210 and the carrier 220, the conductive structure 170 (see FIG. 10A) may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140, such that the conductive structure 170 may be electrically connected to the conductive pad 114 through the redistribution layer 130. After the formation of the conductive structure 170, the temporary bonding layer 210 and the carrier 220 may be optionally removed, and the encapsulation layer 150 and the passivation layer 140 are cut along line L-L. After the dicing step, the chip package 100 c of FIG. 10A can be obtained.
  • In another embodiment, as shown in FIG. 15B, the conductive structure 170 may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140 and then the molding compound 190 is formed to cover the passivation layer 140 and the conductive structure 170 before the dicing step of FIG. 15A. Thereafter, a grinding treatment may be performed on the molding compound 190 and the conductive structure 170 from the bottom surface 192 of the molding compound 190. As a result, the chip package 100 c′ having the conductive structure 170 a of FIG. 10B can be obtained after a dicing step.
  • FIG. 16 is a cross-sectional view of a chip package 100 d according to one embodiment of the present invention. The chip package 100 d includes the chip 110, a molding compound 180, the redistribution layer 130, the passivation layer 140, and the encapsulation layer 150. The chip 110 has the sensor 112, the conductive pad 114, the top surface 111, the bottom surface 113 that is opposite the top surface 111, and a lateral surface 109 that adjoins the top surface 111 and the bottom surface 113. The sensor 112 and the conductive pad 114 are located on the top surface 111 of the chip 110, and the conductive pad 114 protrudes from the lateral surface 109. The molding compound 180 covers the bottom surface 113 and the lateral surface 109 of the chip 110, and has a through hole 182. The conductive pad 114 is in the through hole 182. The redistribution layer 130 is located on the molding compound 180 and is in electrical contact with the conductive pad 114 that is in the through hole 182. The passivation layer 140 is located on the molding compound 180 and the redistribution layer 130. In this embodiment, the passivation layer 140 and the molding compound 180 may be made of the same material, such as epoxy, but the present invention is not limited in this regard. The passivation layer 140 on the bottom surface 113 of the chip 110 has an opening 142, and a portion of the redistribution layer 130 is in the opening 142. In this embodiment, the redistribution layer 130 is exposed through the opening 142 of the passivation layer 140, and thus the chip package 100 d has a land grid array. The encapsulation layer 150 is located on the top surface 111 of the chip 110 and covers the sensor 112 and the conductive pad 114. The encapsulation layer 150 has the flat surface 152 that faces away from the chip 110. The thickness of the encapsulation layer 150 may be in a range from 5 μm to 40 μm, and the dielectric constant of the encapsulation layer 150 may be greater than 5.
  • In this embodiment, the molding compound 180 has a surface 184 that surrounds the through hole 182 and a surface 186 that faces away from the bottom surface 113 of the chip 110, and the surface 184 is perpendicular to the surface 186. Moreover, the redistribution layer 130 extends from the conductive pad 114 to the surface 186 of the molding compound 180 along the surface 184 of the molding compound 180. In this embodiment, the chip package 100 d may further include the isolation layer 160. The isolation layer 160 is located on the top surface 111 of the chip 110, and is covered by the encapsulation layer 150.
  • FIG. 17A is a cross-sectional view of a chip package 100 e according to one embodiment of the present invention. The chip package 100 e includes the chip 110, the molding compound 180, the redistribution layer 130, the passivation layer 140, and the encapsulation layer 150. The difference between this embodiment and the embodiment shown in FIG. 16 is that the chip package 100 e further includes the conductive structure 170. The conductive structure 170 is located on the redistribution layer 130 that is in the opening 142 of the passivation layer 140. In this embodiment, the conductive structure 170 protrudes from the passivation layer 140, and thus the chip package 100 e has a ball grid array.
  • FIG. 17B is a cross-sectional view of a chip package 100 e′ according to one embodiment of the present invention. The chip package 100 e′ includes the chip 110, the isolation layer 120, a redistribution layer 130 a, the passivation layer 140, and the encapsulation layer 150. The difference between this embodiment and the embodiment shown in FIG. 17A is that a conductive structure 170 b of the chip package 100 e′ has a bottom surface 172 facing away from the redistribution layer 130 a, and the bottom surface 172 of the conductive structure 170 b is level with the passivation layer 140. Moreover, a through hole 182 a and the redistribution layer 130 a of the chip package 100 e′ extend to the encapsulation layer 150, in which the redistribution layer 130 a may fill the through hole 182 a that is in the conductive pad 114 and the encapsulation layer 150.
  • In the following description, manufacturing methods of the chip package 100 d of FIG. 16 and the chip package 100 e of FIG. 17A will be described.
  • FIGS. 18 to 22 are cross-sectional views of a manufacturing method of a chip package according to some embodiments of the present invention. As shown in FIG. 3 and FIG. 18, first of all, the temporary bonding layer 210 is formed on the carrier 220, and the encapsulation layer 150 is formed on the top surface 111 of the wafer 110 a or on the temporary bonding layer 210. Thereafter, the carrier 220 may be bonded to the wafer 110 a through the temporary bonding layer 210 and the encapsulation layer 150, and a grinding treatment may be performed on the bottom surface 113 of the wafer 110 a to reduce the thickness of the wafer 110 a as deemed necessary. After bonding the carrier 220 to the wafer 110 a and the grinding treatment, the bottom surface 113 of the wafer 110 a may be patterned to form the dicing trench 105, such that the conductive pad 114 is exposed through the dicing trench 105. In the subsequent manufacturing process, the dicing trench 105 may be used as a cutting path for a cutting tool, as shown in FIG. 22.
  • As shown in FIG. 19A, after the formation of the dicing trench 105, the molding compound 180 is molded to cover the bottom surface 113 of the wafer 110 a and the dicing trench 105. Thereafter, the through hole 182 is formed in the molding compound 180 by laser drilling, such that the conductive pad 114 is in the through hole 182. As shown in FIG. 20A, after the formation of the through hole 182 of the molding compound 180, the redistribution layer 130 may be formed on the surfaces 184 and 186 of the molding compound 180 and the conductive pad 114 that is in the through hole 182.
  • As shown in FIG. 21, next, the passivation layer 140 may be formed on the molding compound 180 and the redistribution layer 130. Moreover, the passivation layer 140 may be patterned to have the opening 142, such that a portion of the redistribution layer 130 is in the opening 142. As shown in FIG. 22, after the formation of the passivation layer 140, the temporary bonding layer 210 and the carrier 220 may be optionally removed. For example, ultraviolet light may be utilized to irradiate the temporary bonding layer 210, thereby eliminating the adhesion of the temporary bonding layer 210. Afterwards, the encapsulation layer 150, the molding compound 180, and the passivation layer 140 may be cut along the dicing trench 105. In other words, the encapsulation layer 150, the molding compound 180, and the passivation layer 140 may be cut along line L-L. After the dicing step, the chip package 100 d of FIG. 16 can be obtained.
  • In addition, before the removal of the temporary bonding layer 210 and the carrier 220, the conductive structure 170 (see FIG. 17A) may be formed on the redistribution layer 130 that is in the opening 142 of the passivation layer 140, such that the conductive structure 170 may be electrically connected to the conductive pad 114 through the redistribution layer 130. After the formation of the conductive structure 170, the temporary bonding layer 210 and the carrier 220 may be optionally removed, and the encapsulation layer 150, the molding compound 180, and the passivation layer 140 are cut along line L-L. After the dicing step, the chip package 100 e of FIG. 17A can be obtained.
  • In another embodiment, as shown in FIG. 19B, after the formation of the molding compound 180, the through hole 182 a may be formed in the molding compound 180 by laser drilling, and the through hole 182 a passes through the conductive pad 114 and extends to the encapsulation layer 150. Thereafter, as shown in FIG. 20B, the redistribution layer 130 a is formed not only on the surfaces 184 and 186 of the molding compound 180 and the conductive pad 114 that is in the through hole 182 a, but also on the encapsulation layer 150 that is in the through hole 182 a. Next, after the aforementioned steps of forming the passivation layer 140 and the conductive structure 170, removing the temporary bonding layer 210 and the carrier 220, and dicing, the chip package 100 e′ having the through hole 182 a, the redistribution layer 130 a, and the conductive structure 170 b of FIG. 17B can be obtained.
  • Although the present invention has been described in considerable detail with reference to certain embodiments thereof, other embodiments are possible. Therefore, the spirit and scope of the appended claims should not be limited to the description of the embodiments contained herein.
  • It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims.

Claims (20)

What is claimed is:
1. A chip package, comprising:
a chip having a sensor, a conductive pad, a top surface, and a bottom surface that is opposite the top surface, wherein the sensor and the conductive pad are located on the top surface;
a redistribution layer located on the bottom surface of the chip and in electrical contact with the conductive pad; and
an encapsulation layer located on the top surface of the chip and covering the sensor and the conductive pad, wherein the encapsulation layer has a flat surface facing away from the chip.
2. The chip package of claim 1, wherein the chip has a through hole, and the conductive pad is in the through hole, and the chip package further comprises:
an isolation layer located between the chip and the redistribution layer, and located on a sidewall that surrounds the through hole; and
a passivation layer located on the isolation layer and the redistribution layer, wherein the passivation layer on the bottom surface of the chip has an opening, and a portion of the redistribution layer is in the opening.
3. The chip package of claim 2, further comprising:
a conductive structure located on the portion of the redistribution layer and protruding from the passivation layer, and having a bottom surface facing away from the redistribution layer; and
a molding compound covering the passivation layer and surrounding the conductive structure, and having a bottom surface facing away from the passivation layer, wherein the bottom surface of the molding compound and the bottom surface of the conductive structure are at the same horizontal level.
4. The chip package of claim 2, wherein the chip has a concave portion that has two adjacent surfaces, and the two surfaces of the concave portion respectively adjoin the sidewall of the through hole and the bottom surface of the chip, and an obtuse angle is formed between the two surfaces of the concave portion.
5. The chip package of claim 4, wherein the sidewall of the through hole, the two surfaces of the concave portion, and the bottom surface of the chip present a step profile, and the redistribution layer extends from the conductive pad to the bottom surface of the chip along the sidewall of the through hole and the two surfaces of the concave portion, thereby presenting a step profile.
6. The chip package of claim 1, wherein a thickness of the encapsulation layer is in a range from 5 μm to 40 μm, and a dielectric constant of the encapsulation layer is greater than 5.
7. The chip package of claim 1, wherein the chip has a lateral surface that adjoins the top surface and the bottom surface, and the conductive pad protrudes from the lateral surface, and the chip package further comprises:
a molding compound covering the bottom surface and the lateral surface of the chip, and located between the chip and the redistribution layer, and having a through hole, wherein the conductive pad is in the through hole; and
a passivation layer located on the molding compound and the redistribution layer, wherein the passivation layer on the bottom surface of the chip has an opening, and a portion of the redistribution layer is in the opening.
8. The chip package of claim 7, further comprising:
a conductive structure located on the portion of the redistribution layer and protruding from the passivation layer, and having a bottom surface facing away from the redistribution layer, wherein the bottom surface of the conductive structure protrudes from the passivation layer or is level with the passivation layer
9. The chip package of claim 7, wherein the through hole and the redistribution layer extend to the encapsulation layer.
10. The chip package of claim 7, wherein the molding compound has a first surface that surrounds the through hole and a second surface that faces away from the bottom surface of the chip, and the first surface is perpendicular to the second surface, and the redistribution layer extends from the conductive pad to the second surface of the molding compound along the first surface of the molding compound.
11. A manufacturing method of a chip package, comprising:
forming a temporary bonding layer on a carrier;
forming an encapsulation layer on a top surface of a wafer or on the temporary bonding layer;
bonding the carrier to the wafer, wherein the encapsulation layer and the temporary bonding layer are located between the wafer and the carrier, and the encapsulation layer covers a sensor and a conductive pad of the wafer;
patterning a bottom surface of the wafer to form a through hole, wherein the conductive pad is exposed through the through hole;
forming an isolation layer on the bottom surface of the wafer and a sidewall of the through hole;
forming a redistribution layer on the isolation layer and the conductive pad that is in the through hole;
forming a passivation layer on the isolation layer and the redistribution layer, wherein the passivation layer has an opening, and a portion of the redistribution layer is in the opening; and
removing the temporary bonding layer and the carrier.
12. The manufacturing method of the chip package of claim 11, further comprising:
forming a conductive structure on the portion of the redistribution layer.
13. The manufacturing method of the chip package of claim 12, further comprising:
forming a molding compound covering the passivation layer and the conductive structure; and
grinding the molding compound and the conductive structure such that a bottom surface of the molding compound facing away from the passivation layer and a bottom surface of the conductive structure facing away from the redistribution layer are at the same horizontal level.
14. The manufacturing method of the chip package of claim 11, further comprising:
patterning a bottom surface of the wafer to form a dicing trench, wherein a portion of the wafer is located between the dicing trench and the through hole, and a portion of the passivation layer is in the dicing trench.
15. The manufacturing method of the chip package of claim 14, further comprising:
cutting the encapsulation layer and the passivation layer along the dicing trench.
16. The manufacturing method of the chip package of claim 11, wherein patterning the bottom surface of the wafer to form the through hole comprises:
patterning the bottom surface of the wafer to form a concave portion, wherein the concave portion has two adjacent surfaces; and
patterning one of the two surfaces of the concave portion to form the through hole, wherein the two surfaces of the concave portion are respectively adjoin the sidewall of the through hole and the bottom surface of the wafer.
17. A manufacturing method of a chip package, comprising:
forming a temporary bonding layer on a carrier;
forming an encapsulation layer on a top surface of a wafer or on the temporary bonding layer;
bonding the carrier to the wafer, wherein the encapsulation layer and the temporary bonding layer are located between the wafer and the carrier, and the encapsulation layer covers a sensor and a conductive pad of the wafer;
patterning a bottom surface of the wafer to form a dicing trench, wherein the conductive pad is exposed through the dicing trench;
molding a molding compound to cover the bottom surface of the wafer and the dicing trench;
forming a through hole in the molding compound by laser drilling, wherein the conductive pad is in the through hole;
forming a redistribution layer on the molding compound and the conductive pad that is in the through hole;
forming a passivation layer on the molding compound and the redistribution layer, wherein the passivation layer has an opening, and a portion of the redistribution layer is in the opening; and
removing the temporary bonding layer and the carrier.
18. The manufacturing method of the chip package of claim 17, further comprising:
forming a conductive structure on the portion of the redistribution layer, wherein a bottom surface of the conductive structure facing away from the redistribution layer protrudes from the passivation layer or is level with the passivation layer.
19. The manufacturing method of the chip package of claim 17, further comprising:
cutting the encapsulation layer, the molding compound, and the passivation layer along the dicing trench.
20. The manufacturing method of the chip package of claim 17, further comprising:
extending the through hole to the encapsulation layer by laser drilling; and
forming the redistribution layer on the encapsulation layer that is in the through hole.
US15/996,841 2017-06-13 2018-06-04 Chip package and manufacturing method thereof Abandoned US20180358398A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US15/996,841 US20180358398A1 (en) 2017-06-13 2018-06-04 Chip package and manufacturing method thereof
US16/950,810 US11476293B2 (en) 2017-06-13 2020-11-17 Manufacturing method of chip package

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201762519022P 2017-06-13 2017-06-13
US15/996,841 US20180358398A1 (en) 2017-06-13 2018-06-04 Chip package and manufacturing method thereof

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/950,810 Division US11476293B2 (en) 2017-06-13 2020-11-17 Manufacturing method of chip package

Publications (1)

Publication Number Publication Date
US20180358398A1 true US20180358398A1 (en) 2018-12-13

Family

ID=64563719

Family Applications (2)

Application Number Title Priority Date Filing Date
US15/996,841 Abandoned US20180358398A1 (en) 2017-06-13 2018-06-04 Chip package and manufacturing method thereof
US16/950,810 Active US11476293B2 (en) 2017-06-13 2020-11-17 Manufacturing method of chip package

Family Applications After (1)

Application Number Title Priority Date Filing Date
US16/950,810 Active US11476293B2 (en) 2017-06-13 2020-11-17 Manufacturing method of chip package

Country Status (2)

Country Link
US (2) US20180358398A1 (en)
CN (1) CN109087897A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11749618B2 (en) * 2020-01-06 2023-09-05 Xintec Inc. Chip package including substrate having through hole and redistribution line

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090256260A1 (en) * 2008-02-27 2009-10-15 Zycube Co., Ltd. Semiconductor device
US20130181313A1 (en) * 2012-01-12 2013-07-18 Sony Corporation Image pickup unit and method of manufacturing the same
US20140183680A1 (en) * 2007-03-15 2014-07-03 Sony Corporation Semiconductor device and method of manufacturing the same
US20160043123A1 (en) * 2014-08-08 2016-02-11 Xintec Inc. Semiconductor structure and manufacturing method thereof
US20160141219A1 (en) * 2014-04-02 2016-05-19 Xintec Inc. Chip package and method for forming the same
US20160212851A1 (en) * 2015-01-16 2016-07-21 Phoenix Pioneer Technology Co., Ltd. Electronic package and conductive structure thereof

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8803326B2 (en) * 2011-11-15 2014-08-12 Xintec Inc. Chip package
KR102077153B1 (en) * 2013-06-21 2020-02-14 삼성전자주식회사 Semiconductor packages having through electrodes and methods for fabricating the same
US20150255499A1 (en) * 2014-03-07 2015-09-10 Xintec Inc. Chip package and method of fabricating the same
TWI529892B (en) * 2014-05-09 2016-04-11 精材科技股份有限公司 Chip package and method for forming the same
TWI581325B (en) * 2014-11-12 2017-05-01 精材科技股份有限公司 Chip package and manufacturing method thereof
CN104615979A (en) * 2015-01-27 2015-05-13 华进半导体封装先导技术研发中心有限公司 Fingerprint identification module and encapsulation method thereof, and fingerprint identification module group and encapsulation method thereof
CN104681523B (en) * 2015-02-28 2018-07-13 苏州科阳光电科技有限公司 Fingerprint Lock identifies module package structure
CN107039286A (en) * 2015-10-21 2017-08-11 精材科技股份有限公司 Sensing device further and its manufacture method

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140183680A1 (en) * 2007-03-15 2014-07-03 Sony Corporation Semiconductor device and method of manufacturing the same
US20090256260A1 (en) * 2008-02-27 2009-10-15 Zycube Co., Ltd. Semiconductor device
US20130181313A1 (en) * 2012-01-12 2013-07-18 Sony Corporation Image pickup unit and method of manufacturing the same
US20160141219A1 (en) * 2014-04-02 2016-05-19 Xintec Inc. Chip package and method for forming the same
US20160043123A1 (en) * 2014-08-08 2016-02-11 Xintec Inc. Semiconductor structure and manufacturing method thereof
US20160212851A1 (en) * 2015-01-16 2016-07-21 Phoenix Pioneer Technology Co., Ltd. Electronic package and conductive structure thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11749618B2 (en) * 2020-01-06 2023-09-05 Xintec Inc. Chip package including substrate having through hole and redistribution line
US11784134B2 (en) 2020-01-06 2023-10-10 Xintec Inc. Chip package and manufacturing method thereof

Also Published As

Publication number Publication date
US20210066379A1 (en) 2021-03-04
US11476293B2 (en) 2022-10-18
CN109087897A (en) 2018-12-25

Similar Documents

Publication Publication Date Title
US10157811B2 (en) Chip package and method for forming the same
TWI559495B (en) Chip package and method for forming the same
US9425134B2 (en) Chip package
US9691708B1 (en) Semiconductor package and manufacturing method thereof
US9337115B2 (en) Chip package and method for forming the same
US9437478B2 (en) Chip package and method for forming the same
US10153237B2 (en) Chip package and method for forming the same
CN105742301B (en) Embedded image sensor package and method of manufacturing the same
US9611143B2 (en) Method for forming chip package
US20180012853A1 (en) Chip package and manufacturing method thereof
US9972584B2 (en) Chip package and manufacturing method thereof
US9780251B2 (en) Semiconductor structure and manufacturing method thereof
CN109216209B (en) Integrated circuit package and method of forming the same
US20170186712A1 (en) Chip package and method for forming the same
US10714528B2 (en) Chip package and manufacturing method thereof
US9570633B2 (en) Semiconductor package and manufacturing method thereof
US11476293B2 (en) Manufacturing method of chip package
US11545469B2 (en) Semiconductor package and manufacturing method thereof
US10461117B2 (en) Semiconductor structure and method for manufacturing semiconductor structure
CN111627857A (en) Packaging method and packaging structure
US11742437B2 (en) WLCSP with transparent substrate and method of manufacturing the same
US20210395077A1 (en) Wafer level chip scale packaging with sensor
CN215644456U (en) Semiconductor device with a plurality of transistors
US20170110495A1 (en) Chip package and manufacturing method thereof
TW202312380A (en) Chip package and manufacturing method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: XINTEC INC., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HO, YEN-SHIH;LIU, TSANG-YU;LEE, PO-HAN;REEL/FRAME:045977/0893

Effective date: 20180528

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: ADVISORY ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: FINAL REJECTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE AFTER FINAL ACTION FORWARDED TO EXAMINER

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION