JP6866392B2 - ３送信機多相システムに関するインテリジェント等化 - Google Patents

３送信機多相システムに関するインテリジェント等化 Download PDF

Info

Publication number
JP6866392B2
JP6866392B2 JP2018547371A JP2018547371A JP6866392B2 JP 6866392 B2 JP6866392 B2 JP 6866392B2 JP 2018547371 A JP2018547371 A JP 2018547371A JP 2018547371 A JP2018547371 A JP 2018547371A JP 6866392 B2 JP6866392 B2 JP 6866392B2
Authority
JP
Japan
Prior art keywords
transmitter
level
output signal
symbol
low
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2018547371A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019511868A5 (enExample
JP2019511868A (ja
Inventor
リ、チョルキュ
チョウ、シ−ウェイ
ウィレイ、ジョージ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2019511868A publication Critical patent/JP2019511868A/ja
Publication of JP2019511868A5 publication Critical patent/JP2019511868A5/ja
Application granted granted Critical
Publication of JP6866392B2 publication Critical patent/JP6866392B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B7/00—Radio transmission systems, i.e. using radiation field
    • H04B7/02—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas
    • H04B7/04—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas
    • H04B7/06—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station
    • H04B7/0613—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station using simultaneous transmission
    • H04B7/0682—Diversity systems; Multi-antenna system, i.e. transmission or reception using multiple antennas using two or more spaced independent antennas at the transmitting station using simultaneous transmission using phase diversity (e.g. phase sweeping)
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03343—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03878—Line equalisers; line build-out devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H04L25/4923—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Nonlinear Science (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
JP2018547371A 2016-03-09 2017-03-09 ３送信機多相システムに関するインテリジェント等化 Expired - Fee Related JP6866392B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201662306024P 2016-03-09 2016-03-09
US62/306,024 2016-03-09
US15/453,352 2017-03-08
US15/453,352 US9819523B2 (en) 2016-03-09 2017-03-08 Intelligent equalization for a three-transmitter multi-phase system
PCT/US2017/021531 WO2017156241A1 (en) 2016-03-09 2017-03-09 Intelligent equalization for a three-transmitter multi-phase system

Publications (3)

Publication Number Publication Date
JP2019511868A JP2019511868A (ja) 2019-04-25
JP2019511868A5 JP2019511868A5 (enExample) 2020-03-26
JP6866392B2 true JP6866392B2 (ja) 2021-04-28

Family

ID=59787244

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018547371A Expired - Fee Related JP6866392B2 (ja) 2016-03-09 2017-03-09 ３送信機多相システムに関するインテリジェント等化

Country Status (9)

Country Link
US (1) US9819523B2 (enExample)
EP (1) EP3427455B1 (enExample)
JP (1) JP6866392B2 (enExample)
KR (1) KR102189912B1 (enExample)
CN (1) CN108702344B (enExample)
CA (1) CA3013228A1 (enExample)
ES (1) ES2822373T3 (enExample)
HU (1) HUE051461T2 (enExample)
WO (1) WO2017156241A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10756857B2 (en) * 2013-01-25 2020-08-25 Infineon Technologies Ag Method, apparatus and computer program for digital transmission of messages
US9722822B1 (en) * 2016-03-04 2017-08-01 Inphi Corporation Method and system using driver equalization in transmission line channels with power or ground terminations
US9819523B2 (en) * 2016-03-09 2017-11-14 Qualcomm Incorporated Intelligent equalization for a three-transmitter multi-phase system
EP3461062B1 (en) * 2017-09-22 2020-02-26 General Electric Technology GmbH Power delivery apparatus
US10547475B1 (en) * 2019-02-22 2020-01-28 Cadence Design Systems, Inc. System and method for measurement and adaptation of pulse response cursors to non zero values
US11031939B1 (en) * 2020-03-19 2021-06-08 Mellanox Technologies, Ltd. Phase detector command propagation between lanes in MCM USR serdes
US12348340B2 (en) * 2020-07-15 2025-07-01 Intel Corporation Equalizer settings for a re-driver
US11846957B1 (en) * 2022-09-12 2023-12-19 Nxp Usa, Inc. Signal driver circuit

Family Cites Families (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3693113A (en) * 1970-09-10 1972-09-19 James R Glasser Serrasoid phase modulator
US7894609B2 (en) * 2002-07-10 2011-02-22 Trident Microsystems (Far East) Ltd. Stereo signal processing apparatus
US6975132B2 (en) * 2003-09-11 2005-12-13 Xilinx, Inc. DAC based driver with selectable pre-emphasis signal levels
EP1569126B1 (en) * 2004-02-27 2007-01-03 Freescale Semiconductor, Inc. Universal serial bus transmitter
US20060002482A1 (en) * 2004-06-30 2006-01-05 Clinton Walker Signal drive de-emphasis for memory bus
US7135884B1 (en) * 2005-01-13 2006-11-14 Advanced Micro Devices, Inc. Voltage mode transceiver having programmable voltage swing and external reference-based calibration
JP2007036848A (ja) * 2005-07-28 2007-02-08 Ricoh Co Ltd ドライバ回路
KR100947159B1 (ko) * 2005-10-17 2010-03-12 가부시끼가이샤 르네사스 테크놀로지 반도체 장치
KR100782305B1 (ko) * 2006-01-09 2007-12-06 삼성전자주식회사 3개의 전송선의 차동신호화에 의한 데이터 신호 송수신장치 및 송수신 방법
US7983347B2 (en) * 2006-04-27 2011-07-19 Panasonic Corporation Multiple differential transmission system including signal transmitter and signal receiver connected via three signal lines
US8761387B2 (en) * 2006-05-04 2014-06-24 Mindspeed Technologies, Inc. Analog transmit crosstalk canceller
US7564276B2 (en) * 2006-06-28 2009-07-21 Qualcomm Incorporated Low-power modulus divider stage
US7668239B2 (en) * 2006-09-19 2010-02-23 Lsi Corporation System and method for transmit timing precompensation for a serial transmission communication channel
US9231790B2 (en) * 2007-03-02 2016-01-05 Qualcomm Incorporated N-phase phase and polarity encoded serial interface
US8064535B2 (en) * 2007-03-02 2011-11-22 Qualcomm Incorporated Three phase and polarity encoded serial interface
US7642807B2 (en) * 2007-06-26 2010-01-05 Agere Systems Inc. Multiple-mode compensated buffer circuit
WO2009034687A1 (ja) * 2007-09-10 2009-03-19 Panasonic Corporation 不揮発性記憶装置および不揮発性記憶装置へのデータ書込方法
JP2009077099A (ja) * 2007-09-20 2009-04-09 Panasonic Corp 信号送信機、信号受信機及び多重差動伝送システム
US8044734B2 (en) * 2008-08-01 2011-10-25 Qualcomm Incorporated Method and apparatus for mitigating VCO pulling
US8611340B2 (en) * 2009-02-01 2013-12-17 Qualcomm, Incorporated Smooth edge distortion in broadband channel interpolation via virtual pilot extrapolation
US20110069627A1 (en) * 2009-03-16 2011-03-24 Qualcomm Incorporated Peer-assisted transmitter signal attribute filtering for mobile station position estimation
US8705979B2 (en) * 2009-04-03 2014-04-22 Sumitomo Electric Industries, Ltd. LD driver with an improved falling edge of driving signal and optical transmitter providing the same
JP5293556B2 (ja) * 2009-04-03 2013-09-18 住友電気工業株式会社 レーザダイオード駆動回路及び光送信器
JP5381283B2 (ja) * 2009-04-27 2014-01-08 ソニー株式会社 レーザ駆動回路
US8125241B2 (en) * 2009-10-07 2012-02-28 Lsi Corporation Automatic de-emphasis setting for driving capacitive backplane
US8004330B1 (en) * 2009-11-30 2011-08-23 Pmc-Sierra, Inc. Reduction of electromagnetic interference for differential signals
US8183913B2 (en) * 2010-02-17 2012-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuits including a charge pump circuit and operating methods thereof
US8358156B1 (en) * 2010-05-28 2013-01-22 Xilinx, Inc. Voltage mode line driver and pre-emphasis circuit
US8436671B2 (en) * 2010-08-19 2013-05-07 Taiwan Semiconductor Manufacturing Company, Ltd. Level shifters having diode-connected devices for input-output interfaces
US8446173B1 (en) * 2010-11-03 2013-05-21 Pmc-Sierra, Inc. Scalable high-swing transmitter with rise and/or fall time mismatch compensation
US8198912B1 (en) * 2010-12-28 2012-06-12 Texas Instruments Incorporated Driver circuit correction arm decoupling resistance in steady state mode
US9066055B2 (en) * 2011-07-27 2015-06-23 Texas Instruments Incorporated Power supply architectures for televisions and other powered devices
US8669792B2 (en) * 2011-09-02 2014-03-11 Kool Chip, Inc. Voltage mode driver using pre-emphasis and de-emphasis signals
JP5756424B2 (ja) * 2012-03-14 2015-07-29 ルネサスエレクトロニクス株式会社 半導体装置
US8923065B2 (en) * 2012-12-31 2014-12-30 SanDisk Technologies, Inc. Nonvolatile memory and method with improved I/O interface
US9337997B2 (en) * 2013-03-07 2016-05-10 Qualcomm Incorporated Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
US9143369B2 (en) * 2013-03-15 2015-09-22 Intel Corporation Adaptive backchannel equalization
US9137008B2 (en) * 2013-07-23 2015-09-15 Qualcomm Incorporated Three phase clock recovery delay calibration
US9276731B2 (en) * 2013-08-08 2016-03-01 Qualcomm Incorporated N-phase signal transition alignment
US10289600B2 (en) * 2013-08-08 2019-05-14 Qualcomm Incorporated Reducing transmitter encoding jitter in a C-PHY interface using multiple clock phases to launch symbols
JP6369137B2 (ja) * 2014-05-30 2018-08-08 ソニー株式会社 送信装置、受信装置、および通信システム
TWI752898B (zh) * 2014-03-25 2022-01-21 日商新力股份有限公司 發訊裝置及通訊系統
TWI538417B (zh) * 2014-05-05 2016-06-11 創意電子股份有限公司 電壓模式信號發射器
US9148198B1 (en) 2014-05-21 2015-09-29 Qualcomm Incorporated Programmable pre-emphasis circuit for MIPI C-PHY
US9401731B2 (en) * 2014-06-25 2016-07-26 Qualcomm Incorporated Skew control for three-phase communication
US9473291B2 (en) * 2014-07-08 2016-10-18 Intel Corporation Apparatuses and methods for reducing switching jitter
US9660652B2 (en) * 2014-09-23 2017-05-23 Texas Instruments Incorporated Differential driver with pull up and pull down boosters
US10015027B2 (en) * 2014-10-22 2018-07-03 Micron Technology, Inc. Apparatuses and methods for adding offset delays to signal lines of multi-level communication architectures
CN106339024B (zh) * 2015-07-08 2018-08-24 创意电子股份有限公司 电压模式信号发射器
US9553635B1 (en) * 2015-07-24 2017-01-24 Qualcomm Incorporated Time based equalization for a C-PHY 3-phase transmitter
US9520988B1 (en) * 2015-08-04 2016-12-13 Qualcomm Incorporated Adaptation to 3-phase signal swap within a trio
US9654181B1 (en) * 2015-12-14 2017-05-16 Nxp B.V. Dynamic transmitter signal envelope shaping control for NFC or RFID devices
US9544864B1 (en) * 2016-03-07 2017-01-10 Panasonic Liquid Crystal Display Co., Ltd. Data transmission system and receiving device
US9819523B2 (en) * 2016-03-09 2017-11-14 Qualcomm Incorporated Intelligent equalization for a three-transmitter multi-phase system

Also Published As

Publication number Publication date
EP3427455B1 (en) 2020-07-29
US9819523B2 (en) 2017-11-14
KR20180121524A (ko) 2018-11-07
CN108702344B (zh) 2021-03-30
CN108702344A (zh) 2018-10-23
BR112018067953A2 (pt) 2019-01-15
ES2822373T3 (es) 2021-04-30
EP3427455A1 (en) 2019-01-16
JP2019511868A (ja) 2019-04-25
US20170264471A1 (en) 2017-09-14
CA3013228A1 (en) 2017-09-14
HUE051461T2 (hu) 2021-03-01
KR102189912B1 (ko) 2020-12-11
WO2017156241A1 (en) 2017-09-14

Similar Documents

Publication Publication Date Title
JP6866392B2 (ja) ３送信機多相システムに関するインテリジェント等化
KR20180087472A (ko) 멀티-레벨 통신 아키텍처를 위한 신호 라인의 인코딩 및 디코딩 장치 및 방법
EP1332593B1 (en) Pre-emphasis scheme
WO2005048549A1 (en) Pre-emphasis circuitry and methods
US20160285453A1 (en) Driver using pull-up nmos transistor
EP4550332A2 (en) Apparatuses and methods for providing additional drive to multilevel signals representing data
US10848352B1 (en) Time based feed forward equalization (TFFE) for high-speed DDR transmitter
KR102021336B1 (ko) 반도체 장치 및 그 동작방법
US20020140453A1 (en) Dynamic impedance controlled driver for improved slew rate and glitch termination
KR100640593B1 (ko) 캐스케이디드 프리-앰패시스 기능을 가지는 출력 드라이버회로
US6590421B2 (en) Semiconductor device and method of outputting data therein
JP6174273B2 (ja) マルチフェーズ・シグナリングのためのクロックパルス生成器
JP4086193B2 (ja) オープンドレイン出力バッファ
BR112018067953B1 (pt) Equalização inteligente para um sistema de fase múltipla de três transmissores
KR100640582B1 (ko) 데이터 패턴에 따라 채널 스큐를 감소시킬 수 있는 오픈드레인 출력 버퍼
KR102872392B1 (ko) Cmos 기술 기반 높은 전력 효율성 3d 적층 메모리 송신기
KR101633471B1 (ko) 전압 모드 드라이버 출력 데이터 신호의 이퀄라이징 방법 및 이를 이용하는 드라이버 회로
CN109412558B (zh) 一种mipi中消除随机码抖动噪声的发送电路
KR100892675B1 (ko) 반도체 메모리 장치
JP2010220185A (ja) 半導体装置及びそのデータ出力方法
KR20060058841A (ko) 출력 신호의 소정 구간에서 슬루율을 조절하는 출력드라이버
US20180302093A1 (en) Dynamic impedance control for voltage mode drivers
US7813447B2 (en) Apparatus, system, and method for dynamic phase equalization in a communication channel
KR20240084375A (ko) 멀티 레벨 신호를 생성하는 송신 장치 및 이를 포함하는 신호 송수신 시스템
KR20010073701A (ko) 반도체 메모리 장치의 출력 데이터의 슬루 레이트를제어하는 데이터 출력회로

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200210

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200210

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20200812

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20200825

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20201117

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20201224

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210309

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210407

R150 Certificate of patent or registration of utility model

Ref document number: 6866392

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees