JP6632670B2 - 半導体装置およびその製造方法 - Google Patents

半導体装置およびその製造方法 Download PDF

Info

Publication number
JP6632670B2
JP6632670B2 JP2018149518A JP2018149518A JP6632670B2 JP 6632670 B2 JP6632670 B2 JP 6632670B2 JP 2018149518 A JP2018149518 A JP 2018149518A JP 2018149518 A JP2018149518 A JP 2018149518A JP 6632670 B2 JP6632670 B2 JP 6632670B2
Authority
JP
Japan
Prior art keywords
wiring pattern
layer
wiring
conductive layer
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2018149518A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018182346A5 (enExample
JP2018182346A (ja
Inventor
真梨子 古田
真梨子 古田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2018149518A priority Critical patent/JP6632670B2/ja
Publication of JP2018182346A publication Critical patent/JP2018182346A/ja
Publication of JP2018182346A5 publication Critical patent/JP2018182346A5/ja
Priority to JP2019223945A priority patent/JP6905040B2/ja
Application granted granted Critical
Publication of JP6632670B2 publication Critical patent/JP6632670B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Solid State Image Pick-Up Elements (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2018149518A 2018-08-08 2018-08-08 半導体装置およびその製造方法 Active JP6632670B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2018149518A JP6632670B2 (ja) 2018-08-08 2018-08-08 半導体装置およびその製造方法
JP2019223945A JP6905040B2 (ja) 2018-08-08 2019-12-11 半導体デバイスの製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018149518A JP6632670B2 (ja) 2018-08-08 2018-08-08 半導体装置およびその製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2017087520A Division JP6385515B2 (ja) 2017-04-26 2017-04-26 半導体装置およびその製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2019223945A Division JP6905040B2 (ja) 2018-08-08 2019-12-11 半導体デバイスの製造方法

Publications (3)

Publication Number Publication Date
JP2018182346A JP2018182346A (ja) 2018-11-15
JP2018182346A5 JP2018182346A5 (enExample) 2019-01-31
JP6632670B2 true JP6632670B2 (ja) 2020-01-22

Family

ID=64277084

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018149518A Active JP6632670B2 (ja) 2018-08-08 2018-08-08 半導体装置およびその製造方法

Country Status (1)

Country Link
JP (1) JP6632670B2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP4318591A4 (en) 2021-03-30 2024-12-18 Sony Semiconductor Solutions Corporation Light detection device and electronic apparatus

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000091423A (ja) * 1998-09-16 2000-03-31 Nec Corp 多層配線半導体装置及びその製造方法
JP2002252338A (ja) * 2000-12-18 2002-09-06 Canon Inc 撮像装置及び撮像システム
JP2003142576A (ja) * 2001-10-31 2003-05-16 Mitsubishi Electric Corp 半導体装置およびその製造方法
JP2003258230A (ja) * 2002-02-28 2003-09-12 Canon Inc 半導体装置及び半導体撮像装置
US7485968B2 (en) * 2005-08-11 2009-02-03 Ziptronix, Inc. 3D IC method and device
US7528494B2 (en) * 2005-11-03 2009-05-05 International Business Machines Corporation Accessible chip stack and process of manufacturing thereof
JP4812512B2 (ja) * 2006-05-19 2011-11-09 オンセミコンダクター・トレーディング・リミテッド 半導体装置の製造方法
US8536629B2 (en) * 2009-02-24 2013-09-17 Nec Corporation Semiconductor device and method for manufacturing the same
JP5637751B2 (ja) * 2009-08-28 2014-12-10 富士フイルム株式会社 固体撮像装置，固体撮像装置の製造方法
KR101648200B1 (ko) * 2009-10-22 2016-08-12 삼성전자주식회사 이미지 센서 및 그 제조 방법

Also Published As

Publication number Publication date
JP2018182346A (ja) 2018-11-15

Similar Documents

Publication Publication Date Title
US10998368B2 (en) Semiconductor apparatus
JP6140965B2 (ja) 半導体装置およびその製造方法
US10431546B2 (en) Manufacturing method for semiconductor device and semiconductor device
US9082820B2 (en) Manufacturing method of semiconductor apparatus
JP5451547B2 (ja) 固体撮像装置
CN101937894B (zh) 具有贯通电极的半导体器件及其制造方法
TWI757433B (zh) 固態影像感測器，製造固態影像感測器之方法，以及電子器件
JP5553693B2 (ja) 固体撮像装置及び撮像システム
JP2014072294A (ja) 光電変換装置および半導体装置の製造方法
JP2013033900A (ja) 半導体装置、電子機器、及び、半導体装置の製造方法
JP2023055816A (ja) 固体撮像装置および固体撮像装置の製造方法
JP6385515B2 (ja) 半導体装置およびその製造方法
JP6905040B2 (ja) 半導体デバイスの製造方法
JP2018182346A (ja) 半導体装置およびその製造方法
JP6433532B2 (ja) 半導体装置
JP2019036749A (ja) 半導体装置
JP2020129688A (ja) 撮像装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180905

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180905

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20190731

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190806

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20191007

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20191112

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20191210

R151 Written notification of patent or utility model registration

Ref document number: 6632670

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151