JP6541360B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP6541360B2
JP6541360B2 JP2015019838A JP2015019838A JP6541360B2 JP 6541360 B2 JP6541360 B2 JP 6541360B2 JP 2015019838 A JP2015019838 A JP 2015019838A JP 2015019838 A JP2015019838 A JP 2015019838A JP 6541360 B2 JP6541360 B2 JP 6541360B2
Authority
JP
Japan
Prior art keywords
transistor
circuit
node
context
potential
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2015019838A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015165655A (ja
JP2015165655A5 (enExample
Inventor
青木　健
健 青木
宗広 上妻
宗広 上妻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2015019838A priority Critical patent/JP6541360B2/ja
Publication of JP2015165655A publication Critical patent/JP2015165655A/ja
Publication of JP2015165655A5 publication Critical patent/JP2015165655A5/ja
Application granted granted Critical
Publication of JP6541360B2 publication Critical patent/JP6541360B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17748—Structural details of configuration resources
    • H03K19/1776—Structural details of configuration resources for memories

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Thin Film Transistor (AREA)
  • Semiconductor Memories (AREA)
  • Logic Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2015019838A 2014-02-07 2015-02-04 半導体装置 Expired - Fee Related JP6541360B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2015019838A JP6541360B2 (ja) 2014-02-07 2015-02-04 半導体装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2014022576 2014-02-07
JP2014022576 2014-02-07
JP2015019838A JP6541360B2 (ja) 2014-02-07 2015-02-04 半導体装置

Publications (3)

Publication Number Publication Date
JP2015165655A JP2015165655A (ja) 2015-09-17
JP2015165655A5 JP2015165655A5 (enExample) 2018-03-15
JP6541360B2 true JP6541360B2 (ja) 2019-07-10

Family

ID=53775477

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015019838A Expired - Fee Related JP6541360B2 (ja) 2014-02-07 2015-02-04 半導体装置

Country Status (2)

Country Link
US (1) US9384813B2 (enExample)
JP (1) JP6541360B2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6333028B2 (ja) * 2013-04-19 2018-05-30 株式会社半導体エネルギー研究所 記憶装置及び半導体装置
US9691910B2 (en) * 2013-08-19 2017-06-27 Idemitsu Kosan Co., Ltd. Oxide semiconductor substrate and schottky barrier diode
CN106716543B (zh) * 2015-07-21 2021-05-07 京微雅格（北京）科技有限公司 Fpga的配置存储器上电初始化的电路和方法
CN108352837A (zh) * 2015-11-13 2018-07-31 株式会社半导体能源研究所 半导体装置、电子构件及电子设备
JP2017135698A (ja) * 2015-12-29 2017-08-03 株式会社半導体エネルギー研究所 半導体装置、コンピュータ及び電子機器
JP7007257B2 (ja) 2016-03-18 2022-01-24 株式会社半導体エネルギー研究所 撮像装置、モジュール、および電子機器
US9998119B2 (en) * 2016-05-20 2018-06-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic component, and electronic device
KR102446134B1 (ko) 2016-07-29 2022-09-21 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치, 표시 시스템, 및 전자 기기
US10263119B2 (en) 2016-09-23 2019-04-16 Semiconductor Energy Laboratory Co., Ltd. Programmable device with high reliability for a semiconductor device, display system, and electronic device
CN113660439A (zh) 2016-12-27 2021-11-16 株式会社半导体能源研究所 摄像装置及电子设备
JP2018129796A (ja) * 2017-02-01 2018-08-16 株式会社半導体エネルギー研究所 半導体装置、電子部品、および電子機器
JP7127018B2 (ja) * 2017-05-19 2022-08-29 株式会社半導体エネルギー研究所 半導体装置、及び、集積回路

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6507212B1 (en) * 2000-11-02 2003-01-14 Lattice Semiconductor Corporation Wide input programmable logic system and method
KR100425160B1 (ko) * 2001-05-28 2004-03-30 주식회사 하이닉스반도체 불휘발성 강유전체 메모리 장치의 승압전압 발생회로 및그 발생방법
US7028240B1 (en) * 2002-07-22 2006-04-11 Advanced Micro Devices, Inc. Diagnostic mode for testing functionality of BIST (built-in-self-test) back-end state machine
US7330050B2 (en) * 2004-11-08 2008-02-12 Tabula, Inc. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
US7230869B1 (en) * 2005-03-15 2007-06-12 Jason Redgrave Method and apparatus for accessing contents of memory cells
JP2007122758A (ja) * 2005-10-24 2007-05-17 Sony Corp 半導体メモリ装置およびその読み出し方法
US8344755B2 (en) * 2007-09-06 2013-01-01 Tabula, Inc. Configuration context switcher
JP2009294508A (ja) * 2008-06-06 2009-12-17 Sony Corp 表示装置、表示装置の駆動方法および電子機器
JP5242467B2 (ja) * 2009-03-19 2013-07-24 株式会社東芝 不揮発性メモリおよび再構成可能な回路
IN2012DN05920A (enExample) 2010-01-20 2015-09-18 Semiconductor Energy Lab
JP2012065042A (ja) * 2010-09-14 2012-03-29 Fujitsu Semiconductor Ltd 論理回路とそれを使用するメモリ
JP5673457B2 (ja) 2011-01-19 2015-02-18 日立金属株式会社 コネクタ
KR101899880B1 (ko) 2011-02-17 2018-09-18 가부시키가이샤 한도오따이 에네루기 켄큐쇼 프로그래머블 ｌｓｉ
US8476927B2 (en) * 2011-04-29 2013-07-02 Semiconductor Energy Laboratory Co., Ltd. Programmable logic device
WO2012157532A1 (en) * 2011-05-16 2012-11-22 Semiconductor Energy Laboratory Co., Ltd. Programmable logic device
US8710505B2 (en) * 2011-08-05 2014-04-29 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR101978932B1 (ko) 2012-05-02 2019-05-16 가부시키가이샤 한도오따이 에네루기 켄큐쇼 프로그램 가능한 로직 디바이스
KR102125593B1 (ko) 2013-02-13 2020-06-22 가부시키가이샤 한도오따이 에네루기 켄큐쇼 프로그래머블 로직 디바이스 및 반도체 장치
WO2015030150A1 (en) 2013-08-30 2015-03-05 Semiconductor Energy Laboratory Co., Ltd. Storage circuit and semiconductor device
JP6426437B2 (ja) 2013-11-22 2018-11-21 株式会社半導体エネルギー研究所 半導体装置
TWI637484B (zh) 2013-12-26 2018-10-01 日商半導體能源研究所股份有限公司 半導體裝置
JP6521643B2 (ja) * 2014-01-24 2019-05-29 株式会社半導体エネルギー研究所 半導体装置

Also Published As

Publication number Publication date
US20150228324A1 (en) 2015-08-13
JP2015165655A (ja) 2015-09-17
US9384813B2 (en) 2016-07-05

Similar Documents

Publication Publication Date Title
JP6541360B2 (ja) 半導体装置
JP7044833B2 (ja) 半導体装置
TWI691972B (zh) 半導體裝置、中央處理裝置及電子裝置
TWI679637B (zh) 半導體裝置、電子構件及電子裝置
US10236875B2 (en) Semiconductor device and method for operating the semiconductor device
JP6864132B2 (ja) 半導体装置
JP6651326B2 (ja) 論理回路、処理装置、電子部品および電子機器
TWI622271B (zh) 可程式邏輯裝置及半導體裝置
JP6683491B2 (ja) 半導体装置
KR20220066240A (ko) 반도체 장치, 전자 부품, 및 전자 기기
US10090022B2 (en) Semiconductor device and method for operating the semiconductor device
US9922692B2 (en) Semiconductor device including refresh circuit for memory cell
TWI670935B (zh) 半導體裝置及電子裝置
US9640226B2 (en) Semiconductor device and electronic device with data voltages read accurately without the influence of threshold voltage variation
US9998104B2 (en) Semiconductor device and electronic device
KR20150059608A (ko) 반도체 장치
JP2017135698A (ja) 半導体装置、コンピュータ及び電子機器
JP6785543B2 (ja) 半導体装置
JP6645793B2 (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180205

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180205

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180919

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20181016

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20181214

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190213

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190514

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190611

R150 Certificate of patent or registration of utility model

Ref document number: 6541360

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees