JP6476000B2 - 半導体装置および半導体モジュール - Google Patents
半導体装置および半導体モジュール Download PDFInfo
- Publication number
- JP6476000B2 JP6476000B2 JP2015028540A JP2015028540A JP6476000B2 JP 6476000 B2 JP6476000 B2 JP 6476000B2 JP 2015028540 A JP2015028540 A JP 2015028540A JP 2015028540 A JP2015028540 A JP 2015028540A JP 6476000 B2 JP6476000 B2 JP 6476000B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- semiconductor device
- electrode
- semiconductor
- contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D12/00—Bipolar devices controlled by the field effect, e.g. insulated-gate bipolar transistors [IGBT]
- H10D12/411—Insulated-gate bipolar transistors [IGBT]
- H10D12/441—Vertical IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
- H10D64/27—Electrodes not carrying the current to be rectified, amplified, oscillated or switched, e.g. gates
- H10D64/311—Gate electrodes for field-effect devices
- H10D64/411—Gate electrodes for field-effect devices for FETs
- H10D64/511—Gate electrodes for field-effect devices for FETs for IGFETs
- H10D64/517—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers
- H10D64/519—Gate electrodes for field-effect devices for FETs for IGFETs characterised by the conducting layers characterised by their top-view geometrical layouts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P74/00—Testing or measuring during manufacture or treatment of wafers, substrates or devices
- H10P74/27—Structural arrangements therefor
- H10P74/273—Interconnections for measuring or testing, e.g. probe pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/301—Marks applied to devices, e.g. for alignment or identification for alignment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W46/00—Marks applied to devices, e.g. for alignment or identification
- H10W46/501—Marks applied to devices, e.g. for alignment or identification for use before dicing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/01—Manufacture or treatment
- H10W72/019—Manufacture or treatment of bond pads
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
- H10W72/07521—Aligning
- H10W72/07523—Active alignment, e.g. using optical alignment using marks or sensors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/59—Bond pads specially adapted therefor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/932—Plan-view shape, i.e. in top view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/981—Auxiliary members, e.g. spacers
- H10W72/985—Alignment aids, e.g. alignment marks
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Wire Bonding (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2015028540A JP6476000B2 (ja) | 2015-02-17 | 2015-02-17 | 半導体装置および半導体モジュール |
| US14/926,475 US9722060B2 (en) | 2015-02-17 | 2015-10-29 | Semiconductor device and semiconductor module |
| DE102016201608.3A DE102016201608B4 (de) | 2015-02-17 | 2016-02-03 | Halbleitervorrichtung und Halbleitermodul |
| CN201610089977.4A CN105679731B (zh) | 2015-02-17 | 2016-02-17 | 半导体装置以及半导体模块 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2015028540A JP6476000B2 (ja) | 2015-02-17 | 2015-02-17 | 半導体装置および半導体モジュール |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2018213635A Division JP6602444B2 (ja) | 2018-11-14 | 2018-11-14 | 半導体装置および半導体モジュール |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2016152299A JP2016152299A (ja) | 2016-08-22 |
| JP2016152299A5 JP2016152299A5 (https=) | 2017-06-29 |
| JP6476000B2 true JP6476000B2 (ja) | 2019-02-27 |
Family
ID=56305656
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2015028540A Active JP6476000B2 (ja) | 2015-02-17 | 2015-02-17 | 半導体装置および半導体モジュール |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US9722060B2 (https=) |
| JP (1) | JP6476000B2 (https=) |
| CN (1) | CN105679731B (https=) |
| DE (1) | DE102016201608B4 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2017179152A1 (ja) | 2016-04-13 | 2017-10-19 | オリンパス株式会社 | 半導体装置および半導体装置の製造方法 |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04239736A (ja) * | 1991-01-23 | 1992-08-27 | Nec Corp | 半導体装置の電極構造 |
| JP2919757B2 (ja) * | 1994-11-14 | 1999-07-19 | ローム株式会社 | 絶縁ゲート型半導体装置 |
| US6576936B1 (en) * | 1998-02-27 | 2003-06-10 | Abb (Schweiz) Ag | Bipolar transistor with an insulated gate electrode |
| JP2000269293A (ja) * | 1999-03-18 | 2000-09-29 | Fujitsu Ltd | 半導体装置 |
| JP4352579B2 (ja) * | 2000-05-16 | 2009-10-28 | 沖電気工業株式会社 | 半導体チップ及びその製造方法 |
| EP1513195A4 (en) * | 2002-06-13 | 2009-06-24 | Panasonic Corp | SEMICONDUCTOR COMPONENT AND METHOD FOR THE PRODUCTION THEREOF |
| JP2004207556A (ja) * | 2002-12-26 | 2004-07-22 | Toshiba Corp | 半導体装置とその製造方法 |
| WO2004093191A1 (ja) * | 2003-04-11 | 2004-10-28 | Fujitsu Limited | 半導体装置 |
| JP4803966B2 (ja) * | 2004-03-31 | 2011-10-26 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| US7115985B2 (en) * | 2004-09-30 | 2006-10-03 | Agere Systems, Inc. | Reinforced bond pad for a semiconductor device |
| JP2007103423A (ja) * | 2005-09-30 | 2007-04-19 | Renesas Technology Corp | 半導体装置及びその製造方法 |
| KR100772903B1 (ko) | 2006-10-23 | 2007-11-05 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
| JP4915297B2 (ja) * | 2007-06-22 | 2012-04-11 | トヨタ自動車株式会社 | 半導体装置 |
| JP5391447B2 (ja) * | 2009-04-06 | 2014-01-15 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| JP2012084561A (ja) * | 2010-10-06 | 2012-04-26 | Fujitsu Semiconductor Ltd | 半導体装置およびその製造方法 |
| JP5655705B2 (ja) * | 2011-05-24 | 2015-01-21 | 住友電気工業株式会社 | 半導体装置 |
| JP2014241309A (ja) * | 2011-10-06 | 2014-12-25 | 株式会社村田製作所 | 半導体装置およびその製造方法 |
| JP5564557B2 (ja) * | 2012-12-26 | 2014-07-30 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
| JP2014204038A (ja) | 2013-04-08 | 2014-10-27 | 三菱電機株式会社 | 半導体装置及びその製造方法 |
| JP5715281B2 (ja) * | 2014-04-18 | 2015-05-07 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
-
2015
- 2015-02-17 JP JP2015028540A patent/JP6476000B2/ja active Active
- 2015-10-29 US US14/926,475 patent/US9722060B2/en active Active
-
2016
- 2016-02-03 DE DE102016201608.3A patent/DE102016201608B4/de active Active
- 2016-02-17 CN CN201610089977.4A patent/CN105679731B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN105679731A (zh) | 2016-06-15 |
| JP2016152299A (ja) | 2016-08-22 |
| US20160240637A1 (en) | 2016-08-18 |
| DE102016201608B4 (de) | 2022-09-22 |
| DE102016201608A1 (de) | 2016-08-18 |
| US9722060B2 (en) | 2017-08-01 |
| CN105679731B (zh) | 2019-04-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPWO2020054806A1 (ja) | 半導体装置 | |
| EP2862202B1 (en) | Substrate for mounting multiple power transistors thereon and power semiconductor module | |
| JP6308300B2 (ja) | 半導体装置 | |
| JP2011129875A (ja) | 半導体装置及びそのリードフレーム | |
| EP3364194B1 (en) | Kelvin test probe, kelvin test probe module, and manufacturing method therefor | |
| CN104934398B (zh) | 电子部件和引线框架 | |
| JP6476000B2 (ja) | 半導体装置および半導体モジュール | |
| JP2005142189A (ja) | 半導体装置 | |
| US7495286B2 (en) | High-voltage semiconductor device structure | |
| JP2015010980A (ja) | プローブ装置 | |
| JP6602444B2 (ja) | 半導体装置および半導体モジュール | |
| JP7055534B2 (ja) | 半導体装置の製造方法 | |
| JP6418070B2 (ja) | 測定装置、半導体装置の測定方法 | |
| JP2019102596A (ja) | 半導体装置 | |
| US20190123012A1 (en) | Semiconductor device | |
| US10539607B2 (en) | Evaluation apparatus including a plurality of insulating portions surrounding a probe and semiconductor device evaluation method based thereon | |
| US9111988B2 (en) | Semiconductor device | |
| CN101388369B (zh) | 压力接触的三相整流器模块 | |
| JP5656422B2 (ja) | 測定方法 | |
| US10332852B2 (en) | Semiconductor device | |
| US10506714B2 (en) | MEMS film for semiconductor device test socket including MEMS bump | |
| US11862553B2 (en) | Semiconductor device | |
| JP6747374B2 (ja) | 半導体装置の評価装置、半導体装置の評価方法 | |
| WO2019053942A1 (ja) | 半導体モジュール | |
| CN118355493A (zh) | 半导体模块 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20170522 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170522 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180125 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180130 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180328 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180522 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20180918 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181114 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20181121 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190129 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190204 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6476000 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |