JP6447732B2 - SiC基板の製造方法 - Google Patents
SiC基板の製造方法 Download PDFInfo
- Publication number
- JP6447732B2 JP6447732B2 JP2017530979A JP2017530979A JP6447732B2 JP 6447732 B2 JP6447732 B2 JP 6447732B2 JP 2017530979 A JP2017530979 A JP 2017530979A JP 2017530979 A JP2017530979 A JP 2017530979A JP 6447732 B2 JP6447732 B2 JP 6447732B2
- Authority
- JP
- Japan
- Prior art keywords
- sic substrate
- manufacturing
- atomic hydrogen
- angle
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/40—Crystalline structures
- H10D62/405—Orientations of crystalline planes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P34/00—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices
- H10P34/40—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices with high-energy radiation
- H10P34/42—Irradiation with electromagnetic or particle radiation of wafers, substrates or parts of devices with high-energy radiation with electromagnetic radiation, e.g. laser annealing
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P50/00—Etching of wafers, substrates or parts of devices
- H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
- H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
- H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
- C30B33/02—Heat treatment
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B33/00—After-treatment of single crystals or homogeneous polycrystalline material with defined structure
- C30B33/08—Etching
- C30B33/12—Etching in gas atmosphere or plasma
Landscapes
- Crystals, And After-Treatments Of Crystals (AREA)
- Drying Of Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Plasma & Fusion (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
Description
[非特許文献1]Hiroshi Nakagawa, Satoru Tanaka, and Ikuo Suemue, "Self−Ordering of Nanofacets on Vicinal SiC Surfaces"、 2003年11月26日、PHISICAL REVIEW LETTERS 91,226107.
表1に、SiC基板200の表面を処理した各実施例および各比較例の製造条件と、基板表面にナノファセットが形成されるか否かの結果を示す。各実施例は、図1から図3において説明した方法で作製したサンプルである。各実施例における材料、材料等の使用量、材料等の割合、処理内容、処理手順、要素または結晶面等の向き等は、本発明の趣旨を逸脱しない範囲で、適宜変更することができる。従って、本発明の範囲は以下の実施例に限定されない。
Claims (7)
- 表面を平坦化したSiC基板を製造する製造方法であって、
オフ角を有するSiC基板を加熱した状態で、前記SiC基板の表面に原子状水素を照射して、前記SiC基板の表面をエッチングする段階を備え、
前記SiC基板が載置された処理室に連結されたガス供給セルにおいて、水素を含む原料ガスから前記原子状水素を生成する段階を更に備える
製造方法。 - 表面を平坦化したSiC基板を製造する製造方法であって、
オフ角を有するSiC基板を加熱した状態で、前記SiC基板の表面に原子状水素を照射して、前記SiC基板の表面をエッチングする段階を備え、
水素を含む原料ガスから前記原子状水素を生成する段階を更に備え、
生成した前記原子状水素を、前記エッチングする段階において前記SiC基板の表面に向けて照射する
製造方法。 - 前記エッチングする段階において、前記SiC基板を800℃以上且つ1200℃以下の範囲で加熱する
請求項1または2に記載の製造方法。 - 前記SiC基板のオフ角が、1°以上且つ8°以下である
請求項1から3のいずれか一項に記載の製造方法。 - 前記SiC基板のオフ方向が、[11−20]または[1−100]方向である
請求項1から4のいずれか一項に記載の製造方法。 - 前記SiC基板の多形が4Hまたは6Hである
請求項1から5のいずれか一項に記載の製造方法。 - 前記SiC基板の前記表面の結晶面が(0001)または(000−1)である
請求項1から6のいずれか一項に記載の製造方法。
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/JP2015/071723 WO2017017858A1 (ja) | 2015-07-30 | 2015-07-30 | SiC基板の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPWO2017017858A1 JPWO2017017858A1 (ja) | 2018-01-18 |
| JP6447732B2 true JP6447732B2 (ja) | 2019-01-09 |
Family
ID=57884211
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017530979A Active JP6447732B2 (ja) | 2015-07-30 | 2015-07-30 | SiC基板の製造方法 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US10297450B2 (ja) |
| JP (1) | JP6447732B2 (ja) |
| CN (1) | CN107431005B (ja) |
| DE (1) | DE112015006240T5 (ja) |
| WO (1) | WO2017017858A1 (ja) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7774313B2 (ja) * | 2020-12-18 | 2025-11-21 | 国立大学法人京都大学 | SiC半導体素子の製造方法及びSiCMOSFET |
| JP7771117B2 (ja) * | 2023-03-14 | 2025-11-17 | 株式会社東芝 | 半導体装置の製造方法 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001332508A (ja) * | 2000-05-23 | 2001-11-30 | Matsushita Electric Ind Co Ltd | 半導体素子の製造方法 |
| JP2003234301A (ja) * | 2001-10-25 | 2003-08-22 | Matsushita Electric Ind Co Ltd | 半導体基板、半導体素子及びその製造方法 |
| EP1306890A2 (en) * | 2001-10-25 | 2003-05-02 | Matsushita Electric Industrial Co., Ltd. | Semiconductor substrate and device comprising SiC and method for fabricating the same |
| JP2005317670A (ja) * | 2004-04-27 | 2005-11-10 | Japan Science & Technology Agency | (100)配向した立方晶炭化珪素結晶膜の作製方法 |
| JP2008205296A (ja) * | 2007-02-21 | 2008-09-04 | Matsushita Electric Ind Co Ltd | 炭化珪素半導体素子及びその製造方法 |
| JP4887418B2 (ja) * | 2009-12-14 | 2012-02-29 | 昭和電工株式会社 | SiCエピタキシャルウェハの製造方法 |
| WO2012067112A1 (ja) | 2010-11-17 | 2012-05-24 | 新日本製鐵株式会社 | エピタキシャル炭化珪素単結晶基板の製造方法 |
| CN102534808B (zh) * | 2010-12-14 | 2014-11-05 | 北京天科合达蓝光半导体有限公司 | 高质量碳化硅表面的获得方法 |
| JP5786759B2 (ja) * | 2012-02-21 | 2015-09-30 | 新日鐵住金株式会社 | エピタキシャル炭化珪素ウエハの製造方法 |
| JP6112712B2 (ja) * | 2013-03-27 | 2017-04-12 | 国立研究開発法人産業技術総合研究所 | 炭化珪素エピタキシャルウエハの製造方法 |
-
2015
- 2015-07-30 JP JP2017530979A patent/JP6447732B2/ja active Active
- 2015-07-30 DE DE112015006240.8T patent/DE112015006240T5/de active Pending
- 2015-07-30 WO PCT/JP2015/071723 patent/WO2017017858A1/ja not_active Ceased
- 2015-07-30 CN CN201580078145.6A patent/CN107431005B/zh active Active
-
2017
- 2017-09-19 US US15/709,411 patent/US10297450B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| WO2017017858A1 (ja) | 2017-02-02 |
| JPWO2017017858A1 (ja) | 2018-01-18 |
| US20180005828A1 (en) | 2018-01-04 |
| CN107431005A (zh) | 2017-12-01 |
| US10297450B2 (en) | 2019-05-21 |
| DE112015006240T5 (de) | 2017-11-09 |
| CN107431005B (zh) | 2020-11-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101652835B (zh) | 具有碳化硅基板的半导体器件的退火方法和半导体器件 | |
| CN101798706B (zh) | 在碳化硅(SiC)基底上外延生长石墨烯的方法 | |
| EP2907790B1 (en) | Method for producing nanocarbon film and nanocarbon film | |
| JP5406279B2 (ja) | 基板処理方法および結晶性炭化ケイ素(SiC)基板の製造方法 | |
| TW201203391A (en) | Method for manufacturing silicon carbide semiconductor device and apparatus for manufacturing silicon carbide semiconductor device | |
| CN105441902B (zh) | 一种外延碳化硅‑石墨烯复合薄膜的制备方法 | |
| JP6447732B2 (ja) | SiC基板の製造方法 | |
| JP2017041503A (ja) | 半導体装置、および、その製造方法 | |
| JP5205840B2 (ja) | 半導体基板の製造方法 | |
| JP7359399B1 (ja) | 半導体基板および半導体基板の製造方法 | |
| JP2012054427A (ja) | 化合物半導体の製造方法 | |
| JP2016063198A (ja) | 貼合せSiCウェーハの製造方法及び貼合せSiCウェーハ | |
| CN107316804A (zh) | 一种金属原子掺杂的大面积规则外延石墨烯的制备方法 | |
| CN108369894B (zh) | 用于清洁ingaas(或iii-v族)基板的方法和解决方案 | |
| CN105154847A (zh) | 一种具有Si-V发光的纳米金刚石薄膜及其可控制备方法 | |
| JP6248458B2 (ja) | 貼り合わせウェーハの製造方法および貼り合わせウェーハ | |
| JP6481603B2 (ja) | 貼り合わせウェーハの製造方法および貼り合わせウェーハ | |
| JP2012174962A (ja) | デルタドープ構造の形成方法 | |
| JP2014086710A (ja) | 半導体装置製造方法 | |
| KR20230104380A (ko) | 입실론 갈륨 옥사이드 에피택셜 기판 제조 방법 및 그에 의해 제조된 입실론 갈륨 옥사이드 에피택셜 기판 | |
| JP2010153272A (ja) | イオン注入方法、及び炭化シリコンの製造方法 | |
| JP4690734B2 (ja) | 単結晶SiC基板の製造方法 | |
| JP2015233058A (ja) | 炭化珪素基板の製造方法、および半導体装置の製造方法 | |
| JP2009302097A (ja) | 単結晶SiC基板の製造方法および単結晶SiC基板 | |
| JP2015032588A (ja) | 複合基板およびその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A524 | Written submission of copy of amendment under article 19 pct |
Free format text: JAPANESE INTERMEDIATE CODE: A527 Effective date: 20170921 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20170921 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180821 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181018 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20181106 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20181119 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6447732 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
