JP6411480B2 - ＣＣＩｅプロトコルを介したエラー検出能力 - Google Patents

ＣＣＩｅプロトコルを介したエラー検出能力 Download PDF

Info

Publication number
JP6411480B2
JP6411480B2 JP2016521313A JP2016521313A JP6411480B2 JP 6411480 B2 JP6411480 B2 JP 6411480B2 JP 2016521313 A JP2016521313 A JP 2016521313A JP 2016521313 A JP2016521313 A JP 2016521313A JP 6411480 B2 JP6411480 B2 JP 6411480B2
Authority
JP
Japan
Prior art keywords
symbol
bits
bit
bus
word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2016521313A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016539533A (ja
JP2016539533A5 (enExample
Inventor
祥一郎 仙石
祥一郎 仙石
Original Assignee
クアルコム，インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by クアルコム，インコーポレイテッド filed Critical クアルコム，インコーポレイテッド
Publication of JP2016539533A publication Critical patent/JP2016539533A/ja
Publication of JP2016539533A5 publication Critical patent/JP2016539533A5/ja
Application granted granted Critical
Publication of JP6411480B2 publication Critical patent/JP6411480B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1004—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's to protect a block of data words, e.g. CRC or checksum
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09—Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit
    • H03M13/095—Error detection codes other than CRC and single parity bit codes
    • H03M13/096—Checksums

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Computer Security & Cryptography (AREA)
  • Quality & Reliability (AREA)
  • Information Transfer Systems (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Dc Digital Transmission (AREA)
JP2016521313A 2013-10-09 2014-10-09 ＣＣＩｅプロトコルを介したエラー検出能力 Expired - Fee Related JP6411480B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201361889030P 2013-10-09 2013-10-09
US61/889,030 2013-10-09
US201461946647P 2014-02-28 2014-02-28
US61/946,647 2014-02-28
PCT/US2014/059981 WO2015054548A1 (en) 2013-10-09 2014-10-09 ERROR DETECTION CAPABILITY OVER CCIe PROTOCOL

Publications (3)

Publication Number Publication Date
JP2016539533A JP2016539533A (ja) 2016-12-15
JP2016539533A5 JP2016539533A5 (enExample) 2017-11-02
JP6411480B2 true JP6411480B2 (ja) 2018-10-24

Family

ID=51845514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016521313A Expired - Fee Related JP6411480B2 (ja) 2013-10-09 2014-10-09 ＣＣＩｅプロトコルを介したエラー検出能力

Country Status (6)

Country Link
US (1) US9678828B2 (enExample)
EP (1) EP3055929A1 (enExample)
JP (1) JP6411480B2 (enExample)
KR (1) KR20160070171A (enExample)
CN (1) CN105900340A (enExample)
WO (1) WO2015054548A1 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9996488B2 (en) 2013-09-09 2018-06-12 Qualcomm Incorporated I3C high data rate (HDR) always-on image sensor 8-bit operation indicator and buffer over threshold indicator
US10353837B2 (en) 2013-09-09 2019-07-16 Qualcomm Incorporated Method and apparatus to enable multiple masters to operate in a single master bus architecture
US9690725B2 (en) 2014-01-14 2017-06-27 Qualcomm Incorporated Camera control interface extension with in-band interrupt
US9519603B2 (en) 2013-09-09 2016-12-13 Qualcomm Incorporated Method and apparatus to enable multiple masters to operate in a single master bus architecture
US9684624B2 (en) 2014-01-14 2017-06-20 Qualcomm Incorporated Receive clock calibration for a serial bus
US20150234773A1 (en) * 2014-02-18 2015-08-20 Qualcomm Incorporated Technique to avoid metastability condition and avoid unintentional state changes of legacy i2c devices on a multi-mode bus
US20150248373A1 (en) * 2014-02-28 2015-09-03 Qualcomm Incorporated Bit allocation over a shared bus to facilitate an error detection optimization
US10089173B2 (en) 2014-11-26 2018-10-02 Qualcomm Incorporated Error detection constants of symbol transition clocking transcoding
FR3036513B1 (fr) * 2015-05-19 2018-06-08 Stmicroelectronics (Rousset) Sas Procede de communication sur un bus bifilaire
US9960981B2 (en) 2015-10-08 2018-05-01 Sony Corporation Communication device, communication method, program, and communication system
JP6976728B2 (ja) * 2017-06-08 2021-12-08 ソニーセミコンダクタソリューションズ株式会社 通信装置、通信方法、プログラム、および、通信システム
JP7031961B2 (ja) 2017-08-04 2022-03-08 ソニーセミコンダクタソリューションズ株式会社 通信装置、通信方法、プログラム、および、通信システム
JP6953226B2 (ja) * 2017-08-04 2021-10-27 ソニーセミコンダクタソリューションズ株式会社 通信装置、通信方法、プログラム、および、通信システム
CN110659238A (zh) * 2018-06-28 2020-01-07 鸿富锦精密电子(天津)有限公司 数据通信系统
JP7320927B2 (ja) * 2018-07-02 2023-08-04 ルネサスエレクトロニクス株式会社 半導体装置及び通信システム
CN109861896A (zh) * 2019-03-29 2019-06-07 上海剑桥科技股份有限公司 高速单总线设备

Family Cites Families (83)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3629823A (en) * 1969-11-14 1971-12-21 Gen Dynamics Corp Information-handling system having error correction capabilities
JPS5037305A (enExample) * 1973-08-06 1975-04-08
JPS50147204A (enExample) * 1974-05-15 1975-11-26
US4398265A (en) * 1980-09-15 1983-08-09 Motorola, Inc. Keyboard and display interface adapter architecture
JPS5868346A (ja) 1981-10-18 1983-04-23 Toshiba Corp デ−タ伝送システム
JPS59178842A (ja) * 1983-03-29 1984-10-11 Omron Tateisi Electronics Co デ−タ通信システム
JPS615658A (ja) * 1984-06-01 1986-01-11 Fujitsu Ltd 信号監視回路
US4695945A (en) 1985-02-28 1987-09-22 International Business Machines Corporation Processor I/O and interrupt filters allowing a co-processor to run software unknown to the main processor
GB2173929A (en) 1985-04-20 1986-10-22 Itt Ind Ltd Computer systems
US4800564A (en) * 1986-09-29 1989-01-24 International Business Machines Corporation High performance clock system error detection and fault isolation
US5274647A (en) * 1989-02-13 1993-12-28 Kabushiki Kaisha Toshiba Elastic buffer with error detection using a hamming distance circuit
US5613128A (en) 1990-12-21 1997-03-18 Intel Corporation Programmable multi-processor interrupt controller system with a processor integrated local interrupt controller
US5257270A (en) * 1990-12-26 1993-10-26 Eastman Kodak Company Shift-correction code rate-enhancing parity encoding/decoding
JPH04358363A (ja) * 1991-06-04 1992-12-11 Toshiba Corp 高能率符号化用エラー訂正装置
US5321818A (en) 1992-05-12 1994-06-14 Hughes Aircraft Company System for arbitrating for access on VME bus structures
US5872519A (en) 1992-05-22 1999-02-16 Directed Electronics, Inc. Advanced embedded code hopping system
US5581770A (en) 1992-06-04 1996-12-03 Mitsubishi Denki Kabushiki Kaisha Floating interruption handling system and method
DE69226766T2 (de) 1992-06-22 1999-04-15 International Business Machines Corp., Armonk, N.Y. Knotenpunkt und Schnittstelle für isochronen Token-Ring
US5376928A (en) 1992-09-18 1994-12-27 Thomson Consumer Electronics, Inc. Exchanging data and clock lines on multiple format data buses
JPH06337843A (ja) 1993-05-28 1994-12-06 Fujitsu Ltd データ転送制御方法
GB9506470D0 (en) * 1995-03-29 1995-05-17 Sgs Thomson Microelectronics 5b4t coding scheme
GB9614561D0 (en) * 1996-07-11 1996-09-04 4Links Ltd Communication system with improved code
JPH1032565A (ja) * 1996-07-15 1998-02-03 Fujitsu Ltd クロック余剰／歯抜検出回路
US6812824B1 (en) 1996-10-17 2004-11-02 Rf Technologies, Inc. Method and apparatus combining a tracking system and a wireless communication system
US6195764B1 (en) * 1997-01-30 2001-02-27 Fujitsu Network Communications, Inc. Data encoder/decoder for a high speed serial link
US6359951B1 (en) * 1998-06-03 2002-03-19 Intel Corporation Method and apparatus for high speed signaling
US6191632B1 (en) 1998-07-24 2001-02-20 Matsushita Electric Industrial Co., Ltd. Clock generation circuit and semiconductor integrated circuit
US6532506B1 (en) 1998-08-12 2003-03-11 Intel Corporation Communicating with devices over a bus and negotiating the transfer rate over the same
US6895057B1 (en) * 1998-11-03 2005-05-17 Lucent Technologies Inc. System and method for wireless communication supporting link adaptation and incremental redundancy
US6253268B1 (en) 1999-01-15 2001-06-26 Telefonaktiebolaget L M Ericsson (Publ) Method and system for multiplexing a second interface on an I2C interface
US6609167B1 (en) 1999-03-17 2003-08-19 Adaptec, Inc. Host and device serial communication protocols and communication packet formats
US6839393B1 (en) 1999-07-14 2005-01-04 Rambus Inc. Apparatus and method for controlling a master/slave system via master device synchronization
US6370668B1 (en) 1999-07-23 2002-04-09 Rambus Inc High speed memory system capable of selectively operating in non-chip-kill and chip-kill modes
US6445313B2 (en) * 2000-02-07 2002-09-03 Lg Electronics Inc. Data modulating/demodulating method and apparatus for optical recording medium
US7019664B2 (en) 2000-06-12 2006-03-28 Supersensor (Proprietary) Limited Reading protocol for transponders of electronic identification system
US8639849B2 (en) 2001-12-17 2014-01-28 Sutech Data Solutions Co., Llc Integrated circuits for high speed adaptive compression and methods therefor
US6617985B1 (en) * 2002-04-15 2003-09-09 Lsi Logic Corporation Method and/or apparatus for implementing constraint codes with low error propagation
US7100097B2 (en) * 2002-07-16 2006-08-29 Hewlett-Packard Development Company, L.P. Detection of bit errors in maskable content addressable memories
US7089338B1 (en) 2002-07-17 2006-08-08 Cypress Semiconductor Corp. Method and apparatus for interrupt signaling in a communication network
DE10250616C1 (de) 2002-10-30 2003-11-20 Siemens Ag Bordnetz
JP3973630B2 (ja) * 2004-01-20 2007-09-12 シャープ株式会社 データ伝送装置およびデータ伝送方法
US7231587B2 (en) * 2004-03-29 2007-06-12 Lsi Corporation Embedded picture PSNR/CRC data in compressed video bitstream
JP4628162B2 (ja) 2004-04-16 2011-02-09 株式会社ソニー・コンピュータエンタテインメント 通信端末装置、通信システムおよび電力制御方法
US20070088874A1 (en) 2005-10-14 2007-04-19 Hewlett-Packard Development Company, L.P. Offload engine as processor peripheral
DE102006004346A1 (de) 2006-01-30 2007-10-18 Deutsche Thomson-Brandt Gmbh Datenbusschnittstelle mit abschaltbarem Takt
US8880104B2 (en) 2006-03-03 2014-11-04 Qualcomm Incorporated Standby time improvements for stations in a wireless network
US7502992B2 (en) * 2006-03-31 2009-03-10 Emc Corporation Method and apparatus for detecting presence of errors in data transmitted between components in a data storage system using an I2C protocol
EP2005308A2 (en) 2006-03-31 2008-12-24 Nxp B.V. Method and system for i2c clock generation
EP1868109A1 (de) * 2006-06-12 2007-12-19 Siemens Aktiengesellschaft Ereignissignalisierung zwischen Peripheriemodulen und einer Verarbeitungseinheit
US7707349B1 (en) * 2006-06-26 2010-04-27 Marvell International Ltd. USB isochronous data transfer for a host based laser printer
US8055988B2 (en) * 2007-03-30 2011-11-08 International Business Machines Corporation Multi-bit memory error detection and correction system and method
US9886231B2 (en) 2008-03-28 2018-02-06 Kopin Corporation Head worn wireless computer having high-resolution display suitable for use as a mobile internet device
CA2722931A1 (en) 2008-04-29 2009-11-05 Jamie Hackett Wireless control system using variable power dual modulation transceivers
US8223796B2 (en) 2008-06-18 2012-07-17 Ati Technologies Ulc Graphics multi-media IC and method of its operation
US7990992B2 (en) 2008-06-19 2011-08-02 Nokia Corporation Electronically configurable interface
US8411168B2 (en) 2008-09-16 2013-04-02 Panasonic Corporation Imaging apparatus and video data creating method
US8103803B2 (en) 2008-11-21 2012-01-24 Nvidia Corporation Communication between a processor and a controller
US8549198B2 (en) 2009-03-27 2013-10-01 Schneider Electric It Corporation Communication protocol
US8112551B2 (en) 2009-05-07 2012-02-07 Cypress Semiconductor Corporation Addressing scheme to allow flexible mapping of functions in a programmable logic array
JP5761944B2 (ja) * 2010-08-11 2015-08-12 株式会社富士通アドバンストエンジニアリング エラーチェック回路及びエラーチェック方法
WO2012029602A1 (ja) 2010-08-31 2012-03-08 シャープ株式会社 シリアルデータ通信方法及びシリアルデータ通信装置
US8629913B2 (en) 2010-09-30 2014-01-14 Apple Inc. Overflow control techniques for image signal processing
JP5510275B2 (ja) 2010-11-08 2014-06-04 株式会社デンソー 通信システム、マスタノード、スレーブノード
CN102567250B (zh) * 2010-11-29 2016-06-01 意法半导体股份有限公司 具有可通过降低数量的端子编程的地址的电子设备
US9167612B2 (en) 2011-04-07 2015-10-20 Hewlett-Packard Development Company, L.P. Minimal synchronized network operations
US8819170B2 (en) 2011-07-14 2014-08-26 Schneider Electric It Corporation Communication protocols
US8842775B2 (en) 2011-08-09 2014-09-23 Alcatel Lucent System and method for power reduction in redundant components
EP2754017B1 (en) 2011-09-07 2021-03-03 Synaptics Incorporated Capacitive sensing during non-display update times
CN103946829B (zh) 2011-10-05 2016-09-21 美国亚德诺半导体公司 用于高速数据和电力分配的双线通信系统
US8732560B2 (en) * 2012-05-08 2014-05-20 Infineon Technologies Ag Method and device for correction of ternary stored binary data
US8898358B2 (en) 2012-07-04 2014-11-25 International Business Machines Corporation Multi-protocol communication on an I2C bus
US9374216B2 (en) 2013-03-20 2016-06-21 Qualcomm Incorporated Multi-wire open-drain link with data symbol transition based clocking
US9137008B2 (en) 2013-07-23 2015-09-15 Qualcomm Incorporated Three phase clock recovery delay calibration
US9612983B2 (en) 2013-08-12 2017-04-04 Atmel Corporation Peripheral registers with flexible data width
US20150095537A1 (en) 2013-10-02 2015-04-02 Qualcomm Incorporated Camera control interface sleep and wake up signaling
US9996488B2 (en) 2013-09-09 2018-06-12 Qualcomm Incorporated I3C high data rate (HDR) always-on image sensor 8-bit operation indicator and buffer over threshold indicator
US10353837B2 (en) 2013-09-09 2019-07-16 Qualcomm Incorporated Method and apparatus to enable multiple masters to operate in a single master bus architecture
US9690725B2 (en) 2014-01-14 2017-06-27 Qualcomm Incorporated Camera control interface extension with in-band interrupt
US9519603B2 (en) 2013-09-09 2016-12-13 Qualcomm Incorporated Method and apparatus to enable multiple masters to operate in a single master bus architecture
WO2015054433A1 (en) 2013-10-08 2015-04-16 Qualcomm Incorporated Coexistence of i2c slave devices and camera control interface extension devices on a shared control data bus
US9684624B2 (en) 2014-01-14 2017-06-20 Qualcomm Incorporated Receive clock calibration for a serial bus
US20150248373A1 (en) 2014-02-28 2015-09-03 Qualcomm Incorporated Bit allocation over a shared bus to facilitate an error detection optimization
US9904637B2 (en) 2014-11-26 2018-02-27 Qualcomm Incorporated In-band interrupt time stamp

Also Published As

Publication number Publication date
CN105900340A (zh) 2016-08-24
WO2015054548A1 (en) 2015-04-16
JP2016539533A (ja) 2016-12-15
EP3055929A1 (en) 2016-08-17
US9678828B2 (en) 2017-06-13
KR20160070171A (ko) 2016-06-17
US20150100862A1 (en) 2015-04-09

Similar Documents

Publication Publication Date Title
JP6411480B2 (ja) ＣＣＩｅプロトコルを介したエラー検出能力
JP2017511044A (ja) エラー検出最適化を容易にするための共有バスを介したビット割振り
US9811499B2 (en) Transcoding and transmission over a serial bus
US9519603B2 (en) Method and apparatus to enable multiple masters to operate in a single master bus architecture
CN107077448A (zh) 用于多模总线的同时边缘翻转免疫电路
JP6277267B2 (ja) ＣＣＩｅバスを介したスレーブ識別子スキャニングおよびホットプラグ能力
JP2017501493A (ja) レシーバクロックのみを用いるＣＣＩｅレシーバ論理レジスタ書込み

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160412

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170925

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170925

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180713

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180903

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180926

R150 Certificate of patent or registration of utility model

Ref document number: 6411480

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees