JP6233948B2 - 集積回路およびその動作方法 - Google Patents

集積回路およびその動作方法 Download PDF

Info

Publication number
JP6233948B2
JP6233948B2 JP2012192370A JP2012192370A JP6233948B2 JP 6233948 B2 JP6233948 B2 JP 6233948B2 JP 2012192370 A JP2012192370 A JP 2012192370A JP 2012192370 A JP2012192370 A JP 2012192370A JP 6233948 B2 JP6233948 B2 JP 6233948B2
Authority
JP
Japan
Prior art keywords
test
interconnect
signal
output
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2012192370A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013079941A (ja
JP2013079941A5 (enExample
Inventor
イー．スタンリー マイケル
イー．スタンリー マイケル
エス．バッカーロ ジョセフ
エス．バッカーロ ジョセフ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2013079941A publication Critical patent/JP2013079941A/ja
Publication of JP2013079941A5 publication Critical patent/JP2013079941A5/ja
Application granted granted Critical
Publication of JP6233948B2 publication Critical patent/JP6233948B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318555—Control logic
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318572—Input/Output interfaces
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318505—Test of Modular systems, e.g. Wafers, MCM's
    • G01R31/318513—Test of Multi-Chip-Moduls
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
JP2012192370A 2011-09-30 2012-08-31 集積回路およびその動作方法 Expired - Fee Related JP6233948B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US13/250,368 US9110142B2 (en) 2011-09-30 2011-09-30 Methods and apparatus for testing multiple-IC devices
US13/250,368 2011-09-30

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2017133640A Division JP2017194483A (ja) 2011-09-30 2017-07-07 マルチｉｃデバイスをテストするための方法および装置

Publications (3)

Publication Number Publication Date
JP2013079941A JP2013079941A (ja) 2013-05-02
JP2013079941A5 JP2013079941A5 (enExample) 2015-10-01
JP6233948B2 true JP6233948B2 (ja) 2017-11-22

Family

ID=47325782

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2012192370A Expired - Fee Related JP6233948B2 (ja) 2011-09-30 2012-08-31 集積回路およびその動作方法
JP2017133640A Withdrawn JP2017194483A (ja) 2011-09-30 2017-07-07 マルチｉｃデバイスをテストするための方法および装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2017133640A Withdrawn JP2017194483A (ja) 2011-09-30 2017-07-07 マルチｉｃデバイスをテストするための方法および装置

Country Status (4)

Country Link
US (1) US9110142B2 (enExample)
EP (2) EP2574945B1 (enExample)
JP (2) JP6233948B2 (enExample)
CN (1) CN103033736B (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6115042B2 (ja) * 2012-08-27 2017-04-19 富士通株式会社 情報処理装置、テストデータ作成装置、テストデータ作成方法、およびプログラム
US9106575B2 (en) * 2013-01-31 2015-08-11 Apple Inc. Multiplexing multiple serial interfaces
CN104237772A (zh) * 2013-06-24 2014-12-24 英业达科技有限公司 除错系统
US9213063B2 (en) * 2014-03-26 2015-12-15 Freescale Semiconductor, Inc. Reset generation circuit for scan mode exit
US9772376B1 (en) * 2016-04-29 2017-09-26 Texas Instruments Incorporated Increase data transfer throughput by enabling dynamic JTAG test mode entry and sharing of all JTAG pins
US9791505B1 (en) * 2016-04-29 2017-10-17 Texas Instruments Incorporated Full pad coverage boundary scan
CN106230431B (zh) * 2016-08-04 2019-05-14 浪潮电子信息产业股份有限公司 一种引脚复用方法及cpld芯片
CN106443408B (zh) * 2016-08-30 2019-06-14 无锡华润矽科微电子有限公司 实现单端口多功能复用的用于集成电路测试的电路结构
CN106844285B (zh) * 2017-01-20 2020-11-03 中颖电子股份有限公司 一种mcu芯片架构系统
CN109406902B (zh) * 2018-11-28 2021-03-19 中科曙光信息产业成都有限公司 逻辑扫描老化测试系统
CN109581197A (zh) * 2018-12-28 2019-04-05 中国电子科技集团公司第五十八研究所 一种基于JTAG接口的SiP封装用测试系统
CN110347139A (zh) * 2019-05-22 2019-10-18 苏州浪潮智能科技有限公司 一种i2c总线的测试治具
CN112578272A (zh) * 2019-09-30 2021-03-30 深圳市中兴微电子技术有限公司 一种jtag控制装置及实现jtag控制的方法
JP7310629B2 (ja) * 2020-01-31 2023-07-19 富士通株式会社 リセット制御回路およびリセット制御回路によるリセット方法
US11199582B2 (en) * 2020-04-06 2021-12-14 Xilinx, Inc. Implementing a JTAG device chain in multi-die integrated circuit
CN111752780B (zh) * 2020-06-12 2023-03-21 苏州浪潮智能科技有限公司 一种服务器jtag部件自适应互连系统、方法
CN111966077A (zh) * 2020-08-13 2020-11-20 格力电器（合肥）有限公司 测试设备及测试方法
CN112526327B (zh) * 2020-10-28 2022-07-08 深圳市紫光同创电子有限公司 边界扫描测试方法及存储介质
CN114253184B (zh) * 2021-11-29 2025-01-03 山东云海国创云计算装备产业创新中心有限公司 一种jtag控制装置
CN114597195A (zh) * 2022-03-02 2022-06-07 上海壁仞智能科技有限公司 多芯片系统以及多芯片系统的操作方法
US12092690B2 (en) * 2022-12-31 2024-09-17 Siliconch Systems Pvt Ltd Emulation of JTAG/SCAN test interface protocols using SPI communication device
US20240331461A1 (en) * 2023-03-27 2024-10-03 B/E Aerospace, Inc. Universal communication node
TWI881599B (zh) * 2023-12-14 2025-04-21 英業達股份有限公司 提供不同類型連接介面的通用檢測系統及其方法

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5056093A (en) * 1989-08-09 1991-10-08 Texas Instruments Incorporated System scan path architecture
US6324662B1 (en) 1996-08-30 2001-11-27 Texas Instruments Incorporated TAP and linking module for scan access of multiple cores with IEEE 1149.1 test access ports
US7590910B2 (en) 1998-03-27 2009-09-15 Texas Instruments Incorporated Tap and linking module for scan access of multiple cores with IEEE 1149.1 test access ports
US5768289A (en) * 1997-05-22 1998-06-16 Intel Corporation Dynamically controlling the number of boundary-scan cells in a boundary-scan path
JP3659772B2 (ja) * 1997-08-07 2005-06-15 三菱自動車工業株式会社 バッテリの劣化判定装置
US6115836A (en) * 1997-09-17 2000-09-05 Cypress Semiconductor Corporation Scan path circuitry for programming a variable clock pulse width
US6125464A (en) 1997-10-16 2000-09-26 Adaptec, Inc. High speed boundary scan design
JP3980827B2 (ja) * 2000-03-10 2007-09-26 株式会社ルネサステクノロジ 半導体集積回路装置および製造方法
US7089463B1 (en) * 2002-02-20 2006-08-08 Cisco Technology Inc. Test buffer design and interface mechanism for differential receiver AC/DC boundary scan test
US7346821B2 (en) * 2003-08-28 2008-03-18 Texas Instrument Incorporated IC with JTAG port, linking module, and off-chip TAP interface
EP1544632B1 (en) * 2003-12-17 2008-08-27 STMicroelectronics (Research & Development) Limited TAP sampling at double rate
US7490231B2 (en) * 2004-07-23 2009-02-10 Broadcom Corporation Method and system for blocking data in scan registers from being shifted out of a device
US7818640B1 (en) 2004-10-22 2010-10-19 Cypress Semiconductor Corporation Test system having a master/slave JTAG controller
CN101065679B (zh) * 2004-11-22 2010-09-01 飞思卡尔半导体公司 集成电路及用于测试多tap集成电路的方法
US7552360B2 (en) * 2005-03-21 2009-06-23 Texas Instruments Incorporated Debug and test system with format select register circuitry
US7536597B2 (en) * 2005-04-27 2009-05-19 Texas Instruments Incorporated Apparatus and method for controlling power, clock, and reset during test and debug procedures for a plurality of processor/cores
TW200708750A (en) * 2005-07-22 2007-03-01 Koninkl Philips Electronics Nv Testable integrated circuit, system in package and test instruction set
ATE436029T1 (de) * 2005-10-26 2009-07-15 Nxp Bv Analog-ic mit testanordnung und testverfahren für ein solches ic
US20090019328A1 (en) 2006-03-01 2009-01-15 Koninklijke Philips Electronics N.V. Ic circuit with test access control circuit using a jtag interface
US20090222251A1 (en) * 2006-10-31 2009-09-03 International Business Machines Corporation Structure For An Integrated Circuit That Employs Multiple Interfaces
US7945831B2 (en) 2008-10-31 2011-05-17 Texas Instruments Incorporated Gating TDO from plural JTAG circuits
US8275977B2 (en) * 2009-04-08 2012-09-25 Freescale Semiconductor, Inc. Debug signaling in a multiple processor data processing system
DE102010002460A1 (de) * 2010-03-01 2011-09-01 Robert Bosch Gmbh Verfahren zum Testen eines integrierten Schaltkreises

Also Published As

Publication number Publication date
US20130085704A1 (en) 2013-04-04
EP2574945A1 (en) 2013-04-03
US9110142B2 (en) 2015-08-18
CN103033736A (zh) 2013-04-10
EP2687861A1 (en) 2014-01-22
JP2013079941A (ja) 2013-05-02
JP2017194483A (ja) 2017-10-26
EP2574945B1 (en) 2015-06-03
CN103033736B (zh) 2017-05-03

Similar Documents

Publication Publication Date Title
JP6233948B2 (ja) 集積回路およびその動作方法
US20130139015A1 (en) Methods and apparatus for testing multiple-ic devices
US9274169B2 (en) Asynchronous programmable JTAG-based interface to debug any system-on-chip states, power modes, resets, clocks, and complex digital logic
US9529045B2 (en) Taps with class T0-T2, T4 capabilities and topology selection logic
CN207965049U (zh) 用于将tap信号耦合到集成电路封装中的jtag接口的电路
KR101256976B1 (ko) 다중-코어 집적회로에서의 동시 코어 테스팅
US11231461B2 (en) 3D tap and scan port architectures
JP6297091B2 (ja) 電子システムならびにシステム診断回路およびその動作方法
US6334198B1 (en) Method and arrangement for controlling multiply-activated test access port control modules
CN101065679B (zh) 集成电路及用于测试多tap集成电路的方法
US10067189B1 (en) Input/output path testing and characterization using scan chains
US8621125B2 (en) System and method of sending and receiving data and commands using the TCK and TMS of IEEE 1149.1
US10890619B2 (en) Sequential test access port selection in a JTAG interface
US7257654B1 (en) PCI bridge device configured for using JTAG scan for writing internal control registers and outputting debug state
CN103097902B (zh) 改进全速测试访问端口操作
Galán et al. Smart Carrier for Scan Chain Emulation of ASIC Prototypes under Test
Clark iMajik: Making 1149.1 TAPs disappear and reappear in SoCs and 3D packages
Tan et al. Complexity and performance tradeoffs with FPGA partial reconfiguration interfaces
Tulbure OCP compliant JTAG controller-IP core
Ali et al. Enhancement in IEEE 1500 standard for at-speed test and debug
Noia et al. Post-Bond Test Wrappers and Emerging Test Standards
Ali et al. On using IEEE 1500 standard for functional testing

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150812

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150812

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160630

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160726

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161025

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20170307

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170707

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20170714

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170926

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20171023

R150 Certificate of patent or registration of utility model

Ref document number: 6233948

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees