JP6141833B2 - 線形性が改善されたデジタル位相補間器のための装置及びシステム - Google Patents

線形性が改善されたデジタル位相補間器のための装置及びシステム Download PDF

Info

Publication number
JP6141833B2
JP6141833B2 JP2014513786A JP2014513786A JP6141833B2 JP 6141833 B2 JP6141833 B2 JP 6141833B2 JP 2014513786 A JP2014513786 A JP 2014513786A JP 2014513786 A JP2014513786 A JP 2014513786A JP 6141833 B2 JP6141833 B2 JP 6141833B2
Authority
JP
Japan
Prior art keywords
switch
coupled
weighted
driven
clock signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014513786A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014520436A5 (enExample
JP2014520436A (ja
Inventor
ウルヴィ エルドガン ムスタファ
ウルヴィ エルドガン ムスタファ
Original Assignee
日本テキサス・インスツルメンツ株式会社
テキサス インスツルメンツ インコーポレイテッド
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ株式会社, テキサス インスツルメンツ インコーポレイテッド, テキサス インスツルメンツ インコーポレイテッド filed Critical 日本テキサス・インスツルメンツ株式会社
Publication of JP2014520436A publication Critical patent/JP2014520436A/ja
Publication of JP2014520436A5 publication Critical patent/JP2014520436A5/ja
Application granted granted Critical
Publication of JP6141833B2 publication Critical patent/JP6141833B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/131—Digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00026—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter
    • H03K2005/00052—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter by mixing the outputs of fixed delayed signals with each other or with the input signal

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
  • Analogue/Digital Conversion (AREA)
  • Filters That Use Time-Delay Elements (AREA)
JP2014513786A 2011-06-03 2012-06-04 線形性が改善されたデジタル位相補間器のための装置及びシステム Active JP6141833B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/153,190 2011-06-03
US13/153,190 US8451042B2 (en) 2011-06-03 2011-06-03 Apparatus and system of implementation of digital phase interpolator with improved linearity
PCT/US2012/040718 WO2012167239A2 (en) 2011-06-03 2012-06-04 Apparatus and systems digital phase interpolator with improved linearity

Publications (3)

Publication Number Publication Date
JP2014520436A JP2014520436A (ja) 2014-08-21
JP2014520436A5 JP2014520436A5 (enExample) 2015-07-16
JP6141833B2 true JP6141833B2 (ja) 2017-06-07

Family

ID=47260431

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014513786A Active JP6141833B2 (ja) 2011-06-03 2012-06-04 線形性が改善されたデジタル位相補間器のための装置及びシステム

Country Status (4)

Country Link
US (1) US8451042B2 (enExample)
JP (1) JP6141833B2 (enExample)
CN (1) CN103718460B (enExample)
WO (1) WO2012167239A2 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101326117B1 (ko) * 2013-06-25 2013-11-06 홍익대학교 산학협력단 위상 반전 록킹 알고리즘을 이용한 디지털 지연 고정 루프 회로 및 제어방법
US9407245B2 (en) * 2014-06-30 2016-08-02 Intel IP Corporation System for digitally controlled edge interpolator linearization
CN106936437A (zh) * 2015-12-31 2017-07-07 京微雅格（北京）科技有限公司 数模转换器、包括其的模数转换器及版图实现方法
KR102671076B1 (ko) * 2017-02-09 2024-05-30 에스케이하이닉스 주식회사 내부클럭생성회로
JP6902952B2 (ja) * 2017-07-20 2021-07-14 ローム株式会社 位相補間器およびタイミング発生器、半導体集積回路
US10483956B2 (en) 2017-07-20 2019-11-19 Rohm Co., Ltd. Phase interpolator, timing generator, and semiconductor integrated circuit
US11387841B2 (en) 2017-12-15 2022-07-12 Intel Corporation Apparatus and method for interpolating between a first signal and a second signal
CN108092649B (zh) * 2018-01-03 2021-05-04 龙迅半导体（合肥）股份有限公司 一种相位插值器和相位插值器的控制方法
US11088682B2 (en) 2018-12-14 2021-08-10 Intel Corporation High speed digital phase interpolator with duty cycle correction circuitry
US12176903B1 (en) * 2023-07-12 2024-12-24 Himax Technologies Limited Duty cycle correction device for use in cascaded circuits and related large touch and display driver integration system

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5512860A (en) * 1994-12-02 1996-04-30 Pmc-Sierra, Inc. Clock recovery phase locked loop control using clock difference detection and forced low frequency startup
US6125157A (en) * 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
US5945862A (en) 1997-07-31 1999-08-31 Rambus Incorporated Circuitry for the delay adjustment of a clock signal
CA2233831A1 (en) 1998-03-31 1999-09-30 Tom Riley Digital-sigma fractional-n synthesizer
JP3789247B2 (ja) * 1999-02-26 2006-06-21 Ｎｅｃエレクトロニクス株式会社 クロック周期検知回路
US6114914A (en) 1999-05-19 2000-09-05 Cypress Semiconductor Corp. Fractional synthesis scheme for generating periodic signals
TW483255B (en) * 1999-11-26 2002-04-11 Fujitsu Ltd Phase-combining circuit and timing signal generator circuit for carrying out a high-speed signal transmission
JP3495311B2 (ja) * 2000-03-24 2004-02-09 Ｎｅｃエレクトロニクス株式会社 クロック制御回路
JP3498069B2 (ja) * 2000-04-27 2004-02-16 Ｎｅｃエレクトロニクス株式会社 クロック制御回路および方法
JP3450293B2 (ja) * 2000-11-29 2003-09-22 Ｎｅｃエレクトロニクス株式会社 クロック制御回路及びクロック制御方法
JP3636657B2 (ja) * 2000-12-21 2005-04-06 Ｎｅｃエレクトロニクス株式会社 クロックアンドデータリカバリ回路とそのクロック制御方法
KR100715845B1 (ko) 2001-02-17 2007-05-10 삼성전자주식회사 위상혼합기 및 이를 이용한 다중위상 발생기
US6952123B2 (en) * 2002-03-22 2005-10-04 Rambus Inc. System with dual rail regulated locked loop
US6911853B2 (en) * 2002-03-22 2005-06-28 Rambus Inc. Locked loop with dual rail regulation
US7295077B2 (en) 2003-05-02 2007-11-13 Silicon Laboratories Inc. Multi-frequency clock synthesizer
US20050093594A1 (en) 2003-10-30 2005-05-05 Infineon Technologies North America Corp. Delay locked loop phase blender circuit
US7750695B2 (en) * 2004-12-13 2010-07-06 Mosaid Technologies Incorporated Phase-locked loop circuitry using charge pumps with current mirror circuitry
US7596670B2 (en) 2005-11-30 2009-09-29 International Business Machines Corporation Restricting access to improve data availability
JP4684919B2 (ja) * 2006-03-03 2011-05-18 ルネサスエレクトロニクス株式会社 スペクトラム拡散クロック制御装置及びスペクトラム拡散クロック発生装置
US7417510B2 (en) 2006-09-28 2008-08-26 Silicon Laboratories Inc. Direct digital interpolative synthesis
US7764134B2 (en) 2007-06-14 2010-07-27 Silicon Laboratories Inc. Fractional divider
JP5451012B2 (ja) * 2008-09-04 2014-03-26 ピーエスフォー ルクスコ エスエイアールエル Ｄｌｌ回路及びその制御方法
US8258839B2 (en) * 2010-10-15 2012-09-04 Texas Instruments Incorporated 1 to 2N-1 fractional divider circuit with fine fractional resolution

Also Published As

Publication number Publication date
WO2012167239A2 (en) 2012-12-06
CN103718460B (zh) 2016-08-31
JP2014520436A (ja) 2014-08-21
US20120306552A1 (en) 2012-12-06
US8451042B2 (en) 2013-05-28
WO2012167239A3 (en) 2013-04-25
CN103718460A (zh) 2014-04-09

Similar Documents

Publication Publication Date Title
JP6141833B2 (ja) 線形性が改善されたデジタル位相補間器のための装置及びシステム
JP3450293B2 (ja) クロック制御回路及びクロック制御方法
US7282974B2 (en) Delay locked loop
US6380783B1 (en) Cyclic phase signal generation from a single clock source using current phase interpolation
KR100465265B1 (ko) 클럭 제어 방법 및 회로
EP2867898B1 (en) A low-noise and low-reference spur frequency multiplying delay lock-loop
US8258839B2 (en) 1 to 2N-1 fractional divider circuit with fine fractional resolution
JP6450825B2 (ja) スプリアス相殺を備えた統合された位相ロック及び乗算遅延ロックループ
JP3360667B2 (ja) 位相同期ループの同期方法、位相同期ループ及び該位相同期ループを備えた半導体装置
US8803575B2 (en) Charge pump circuit
US7071751B1 (en) Counter-controlled delay line
US7292079B2 (en) DLL-based programmable clock generator using a threshold-trigger delay element circuit and a circular edge combiner
JP2001217694A (ja) 遅延調整回路及びこれを用いたクロック生成回路
US20230126891A1 (en) Circuitry and methods for fractional division of high-frequency clock signals
US11171654B1 (en) Delay locked loop with segmented delay circuit
US7414484B2 (en) Voltage controlled oscillator circuitry and methods
US20060170459A1 (en) Multiplexer and methods thereof
KR100693895B1 (ko) 위상동기루프 회로를 구비한 클럭 체배기
US7010714B1 (en) Prescaler architecture capable of non integer division
CN110943736B (zh) 相位偏差产生器
JP3797345B2 (ja) 遅延調整回路
KR100853862B1 (ko) 지연 고정 루프 기반의 주파수 체배기
US10560053B2 (en) Digital fractional frequency divider
US9543962B1 (en) Apparatus and methods for single phase spot circuits
CN120729248A (zh) Dcei、小数分频器、占空比校正电路及芯片

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20150528

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150528

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160809

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20161108

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20170110

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170418

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170508

R150 Certificate of patent or registration of utility model

Ref document number: 6141833

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313117

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250