JP6002437B2 - 半導体装置及びその製造方法 - Google Patents

半導体装置及びその製造方法 Download PDF

Info

Publication number
JP6002437B2
JP6002437B2 JP2012113619A JP2012113619A JP6002437B2 JP 6002437 B2 JP6002437 B2 JP 6002437B2 JP 2012113619 A JP2012113619 A JP 2012113619A JP 2012113619 A JP2012113619 A JP 2012113619A JP 6002437 B2 JP6002437 B2 JP 6002437B2
Authority
JP
Japan
Prior art keywords
aluminum
electrode
copper
wire
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012113619A
Other languages
English (en)
Other versions
JP2013243166A (ja
Inventor
芳雄 藤井
芳雄 藤井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
New Japan Radio Co Ltd
Original Assignee
New Japan Radio Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by New Japan Radio Co Ltd filed Critical New Japan Radio Co Ltd
Priority to JP2012113619A priority Critical patent/JP6002437B2/ja
Priority to TW101142152A priority patent/TWI534917B/zh
Priority to DE102012221025.3A priority patent/DE102012221025B4/de
Priority to KR1020120137086A priority patent/KR101951957B1/ko
Priority to US13/692,101 priority patent/US9245954B2/en
Priority to CN2012105586890A priority patent/CN103426918A/zh
Publication of JP2013243166A publication Critical patent/JP2013243166A/ja
Application granted granted Critical
Publication of JP6002437B2 publication Critical patent/JP6002437B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1608Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/49Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions wire-like arrangements or pins or rods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02697Forming conducting materials on a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48455Details of wedge bonds
    • H01L2224/48456Shape
    • H01L2224/48458Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48717Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48724Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48799Principal constituent of the connecting portion of the wire connector being Copper (Cu)
    • H01L2224/488Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48817Principal constituent of the connecting portion of the wire connector being Copper (Cu) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
    • H01L2224/48824Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1027IV
    • H01L2924/10272Silicon Carbide [SiC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

本発明は半導体装置及びその製造方法、特にパワー半導体素子等で銅線を用いてワイヤボンディングする半導体装置に関する。
従来から、半導体装置における半導体素子(チップ)とリード線や回路基板との間の配線は、アルミニウム(Al)線を用いたワイヤボンディングで行われており、半導体素子の電極表面に形成されたアルミニウムや金の材料に対してアルミニウム線が接続される。
例えば、家電機器、OA機器、音響機器等の電源には、ダイオードやトランジスタ等のパワー(電力制御用)半導体装置が用いられているが、このパワー半導体装置でも、ワイヤボンディングの金属線として、パワー半導体素子の大電流化及びコストダウンの要請からアルミニウム線が用いられていた。
一方、近年、非特許文献1に示されるように、熱伝導率、電気伝導率等において有利となる銅線を用いてワイヤボンディングすることが提案され、半導体素子の電極表面に形成されたアルミニウム材や銅材に対して銅線を接続することが行われる。一般的に、この銅線には、細径線と太径線があり、細径線の場合は75μm未満の銅線を用いて、ボールボンディング技術によって配線され、このときの半導体素子の電極表面にはアルミニウム材が使用される。また、太径線の場合は75μm以上の銅線を用いて、ウエッジボンディング技術によって配線され、このときの半導体素子の電極表面には銅材が適用される。
特開平6−260538号公報
CIPS 2010, March, 16-18, 2010, Nuremberg/Germany-Paper 3.7
しかしながら、75μm未満の細径の銅線を使用したボールボンディング技術では、ボールボンディング時の衝撃により半導体素子基板にダメージが与えられることがあり、従来では、この半導体素子へのダメージを緩和させるために、半導体基板上の電極にアルミニウム層を厚く形成することが行われており、その分、材料費が必要になるという不都合があった。
一方、高出力の上記パワー半導体装置の場合、その出力が銅の線径によるため、太い径の銅線が必要とされ、75μm以上の太径の銅線は、上述のようにウエッジボンディング技術で電極に対する接合・接続が行われるが、従来のウエッジボンディング技術では、同種の材料同士の接続しか報告されておらず、銅線をボンディングするためには半導体素子電極表面に銅材を使用する必要があった。
しかしながら、従来の半導体素子の電極表面には、一般的にアルミニウム材が多く使用されており、半導体素子の電極表面に銅材を使用するには、従来の設備からの大掛かりな変更が必要になるという問題がある。
また、銅線の半導体素子電極への接続においては、線径に関係なく、耐熱性の高い強固な接合が行われること(高耐熱化)が要請される。
本発明は上記問題点に鑑みてなされたものであり、その目的は、半導体素子の電極表面にアルミニウム材を用いることができ、またこのアルミニウム層を無駄に厚く形成する必要もなく、線径に関係なく銅線を半導体素子電極へ強固に接合し、高耐熱化を図ることができる半導体装置及びその製造方法を提供することにある。
上記目的を達成するために、請求項1に係る発明は、半導体素子の電極表面(最上面)にアルミニウム層を形成し、この電極に銅線をワイヤボンディングする半導体装置において、上記半導体素子の基板として炭化珪素(SiC)を用いると共に、上記電極のアルミニウム下層の金属としてチタンを用い、上記銅線と上記電極のアルミニウム下層の上記チタンとの間に、ピュアなアルミニウムが存在しない状態の銅−アルミニウム化合物を形成したことを特徴とする。
請求項2の発明は、上記銅−アルミニウム化合物は、AlCu、AlCu、AlCu又はAlCu(所謂、銅リッチの銅−アルミニウム化合物)であることを特徴とする。即ち、これらのいずれか一つ又はこれらのいくつかを含む化合物が形成される。
請求項3の発明は、ワイヤボンディング前の電極には、厚さ数μm程度の上記チタンの上に厚さ数μm〜10μm程度のアルミニウム層を形成することを特徴とする。
請求項4の発明は、半導体素子の電極表面にアルミニウム層を形成し、この電極に銅線を接続する半導体装置の製造方法において、上記半導体素子の基板として炭化珪素を用いると共に、上記電極のアルミニウム下層の金属としてチタンを用い、上記銅線を上記電極のアルミニウム層に対し超音波振動を与えながらワイヤボンディングし、上記銅線と上記電極のアルミニウム下層の上記チタンとの間に、ピュアなアルミニウムが存在しない状態の銅−アルミニウム化合物を形成したことを特徴とする。
請求項5に係る発明は、半導体装置の製造方法において、ワイヤボンディング前の電極には、厚さ数μm程度の上記チタンの上に厚さ数μm〜10μm程度のアルミニウム層を形成することを特徴とする。
上記の構成によれば、半導体素子の基板に電極としてチタン層が形成され、このチタン層の上に、10μm厚のアルミニウム層が形成されており、このアルミニウムに対し、銅線が、超音波振動を与えながらワイヤボンディグ(ボールボンディングやウエッジボンディングの技術)されることにより、銅線とチタン層(電極のアルミニウム下層金属)との間に、薄い銅−アルミニウム(金属)化合物が形成される。即ち、電極上のアルミニウムと銅との反応により、銅線とチタン層との間に、AlCu、AlCu、AlCu、AlCuの銅リッチの銅−アルミニウム化合物やAlCu等が形成される。
本発明の半導体装置及びその製造方法によれば、従来と同様に、半導体素子の電極表面にアルミニウム材を用いることができ、電極表面にアルミニウムが形成されている従来の半導体素子をそのまま使用することができ、銅線の場合でも、設備の大掛かりな変更が不要となる。
また、相対的に硬い銅−アルミニウム化合物の存在により、線径に関係なく銅線が半導体素子へ強固に接続され、銅線とチタンとの間にピュアなアルミニウムが存在する場合と比較して、半導体装置のパワーサイクル(熱サイクル)疲労による内部配線の断線(破断)進行を良好に防ぐことができ、高耐熱化を図ることができるという効果がある。
更に、アルミニウム下層金属としてチタンを用い、半導体素子の基板として、炭化珪素を用いることにより、電極表面のアルミニウムを無駄に厚く形成する必要がないという効果がある。即ち、チタンや炭化珪素は材質が硬く、ワイヤボンディング時に半導体素子やその電極に与えられるダメージが小さくなるため、電極表面のアルミニウム厚は数μm〜10μm程度あればよく、従来のように、ダメージ緩和のために電極表面に形成するアルミニウム厚を厚くする必要がない。
本発明の実施例に係るパワー半導体装置の電極への銅線接続部の構成を示し、図(A)は銅線接続前の一部断面図、図(B)は銅線接続後の一部断面図である。 実施例のパワー半導体装置の電極への銅線接続部の銅−アルミニウム化合物を同定した結果を示す図(図面代用写真)である。 実施例の構成で温度サイクル試験をした後の電極銅線接続部の状態を示す断面図である。 実施例のパワー半導体装置(ダイオード)の構成を示し、図(A)は樹脂を透視した状態の側面図、図(B)は樹脂を透視した状態の平面図である。
図1乃至図3には、本発明の実施例に係るパワー半導体装置(例えばダイオード)の電極と銅線の接続部の構成が示され、図4には、パワー半導体装置の構成が示されている。図4において、パワー半導体装置は、パワー半導体素子10の下面側の電極(カソード)11が半田12により金属リードフレーム13へ固着され、この金属リードフレーム13の内部リード部14とパワー半導体素子10の上面側の電極(アノード)15が銅線16により接続される。また、上記金属リードフレーム13には同一素材の外部電極17a、上記内部リード部14には同一素材の外部電極17bが接続され、パワー半導体素子10の全体は樹脂18にて封止される。
図1(A)において、パワー半導体素子10は、その基板に炭化珪素(SiC)が用いられ、この炭化珪素基板の上に、上面側の電極15として、数μm厚のチタン層20が形成され、その上に数μm〜10μm厚のアルミニウム層21が形成される。また、この電極15の周囲には、ポリイミド等からなる保護膜22が設けられる。
そして、上記アルミニウム層21に対して銅線16がワイヤボンディングされることにより、図1(B)のように、銅線16とチタン層20との間に、銅−アルミニウム化合物(合金層)23が形成される。即ち、実施例では、超音波振動及び加重を与えながら、ウエッジボンディングを施すことで、アルミニウム層21が掻き出されながら、銅線16の底面側に銅−アルミニウム化合物23を形成することができる。上記のウエッジボンディングではなく、超音波振動(及び熱や圧力)を与えながら、ボールボンディングを行うことで、銅−アルミニウム化合物23を形成することも可能である。なお、図1(B)に示すように、銅−アルミニウム化合物23は必ずしも接合面全面に形成する必要はなく、所望の接合強度を保つことができる範囲で銅−アルミニウム化合物23が形成されていればよい。例えば、ウエッジボンディングを行う場合は、キャピラリーにより押圧される範囲に銅−アルミニウム化合物23が形成されることになる。
図2には、上記銅−アルミニウム化合物23の同定結果(ナノ電子線回折像観察)が示されており、この図2によれば、銅線16とチタン20の間に、銅−アルミニウム化合物23として、AlCu部23aとAlCu部23bが形成配置されていることが分かる。
図3には、実施例での温度サイクル試験後の銅線接続部の状態が示されており、−65〜150℃の温度サイクルを5000サイクル(cyc)行った試験では、銅線接続部の断線は生じない結果となった。ピュアなアルミニウムは、破断強度が低く、従来のように、アルミニウム線を電極アルミニウム層に接続する場合、−65〜150℃の温度サイクルでは、約3000サイクル程度で断線(破断)し、この破断は接合部端から進行することが分かっている。これに対し、実施例では、図3に示されるように、5000サイクルの温度サイクル試験後で、ワイヤの1/3程度にクラック24が入るのみであった。
即ち、銅線16とチタン20の間(ワイヤ接合部)に、ピュアなアルミニウムを配置せず、AlCu部23aのような強度の高い銅リッチの銅−アルミニウム化合物23が配置されることで、銅線16が電極15に対し強固に接合される。この銅リッチのその他の銅−アルミニウム化合物23としては、AlCu、AlCu、AlCu等があり、これらの相対的に硬い化合物を一つ又は複数形成することで、銅線16の強固な接合が可能となる。
また、実施例では、アルミニウム層21の下に硬い材質のチタン層20を設け、またパワー半導体素子10の基板として硬い材質の炭化珪素を用いたので、超音波振動を用いたワイヤボンディングの際にパワー半導体素子10に与えられるダメージが小さくなる。従って、電極15のアルミニウム層21の厚みは数μm〜10μm程度でよく、ダメージ緩和のためにアルミニウム量を多くする必要はない。
更に、実施例は、75μm以上の銅線をウエッジボンディングによって容易にかつ強固に接続できるので、特に太径の銅線を使用するパワー半導体装置において高耐熱性等の良好な特性を得ることができ、利用価値も高いという利点がある。
実施例では、アルミニウム下層金属としてチタン(20)を用いたが、このアルミニウム下層金属に、銅等を使用してもよく、また半導体素子10の基板として炭化珪素を用いたが、窒化ガリウム(GaN)、シリコン、ダイヤモンド等を使用することもできる。
10…パワー半導体素子、 11…裏面側電極、
13…金属リードフレーム、 14…内部リード部、
15…表面側電極、 16…銅線、
20…チタン層、 21…アルミニウム層、
23…銅−アルミニウム化合物、
23a…AlCu部、 23b…AlCu部。

Claims (5)

  1. 半導体素子の電極表面にアルミニウム層を形成し、この電極に銅線をワイヤボンディングする半導体装置において、
    上記半導体素子の基板として炭化珪素を用いると共に、上記電極のアルミニウム下層の金属としてチタンを用い、
    上記銅線と上記電極のアルミニウム下層の上記チタンとの間に、ピュアなアルミニウムが存在しない状態の銅−アルミニウム化合物を形成したことを特徴とする半導体装置。
  2. 上記銅−アルミニウム化合物は、AlCu、AlCu、AlCu又はAlCuであることを特徴とする請求項1記載の半導体装置。
  3. ワイヤボンディング前の電極には、厚さ数μm程度の上記チタンの上に厚さ数μm〜10μm程度のアルミニウム層を形成することを特徴とする請求項1又は2記載の半導体装置。
  4. 半導体素子の電極表面にアルミニウム層を形成し、この電極に銅線を接続する半導体装置の製造方法において、
    上記半導体素子の基板として炭化珪素を用いると共に、上記電極のアルミニウム下層の金属としてチタンを用い、
    上記銅線を上記電極のアルミニウム層に対し超音波振動を与えながらワイヤボンディングし、上記銅線と上記電極のアルミニウム下層の上記チタンとの間に、ピュアなアルミニウムが存在しない状態の銅−アルミニウム化合物を形成したことを特徴とする半導体装置の製造方法。
  5. ワイヤボンディング前の電極には、厚さ数μm程度の上記チタンの上に厚さ数μm〜10μm程度のアルミニウム層を形成することを特徴とする請求項4記載の半導体装置の製造方法。
JP2012113619A 2012-05-17 2012-05-17 半導体装置及びその製造方法 Active JP6002437B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2012113619A JP6002437B2 (ja) 2012-05-17 2012-05-17 半導体装置及びその製造方法
TW101142152A TWI534917B (zh) 2012-05-17 2012-11-13 半導體裝置及其製造方法
DE102012221025.3A DE102012221025B4 (de) 2012-05-17 2012-11-19 Halbleitereinrichtung und Herstellungsverfahren derselben
KR1020120137086A KR101951957B1 (ko) 2012-05-17 2012-11-29 반도체 장치 및 그 제조 방법
US13/692,101 US9245954B2 (en) 2012-05-17 2012-12-03 Semiconductor device and production method thereof
CN2012105586890A CN103426918A (zh) 2012-05-17 2012-12-12 半导体器件及其制造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012113619A JP6002437B2 (ja) 2012-05-17 2012-05-17 半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
JP2013243166A JP2013243166A (ja) 2013-12-05
JP6002437B2 true JP6002437B2 (ja) 2016-10-05

Family

ID=49579535

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012113619A Active JP6002437B2 (ja) 2012-05-17 2012-05-17 半導体装置及びその製造方法

Country Status (6)

Country Link
US (1) US9245954B2 (ja)
JP (1) JP6002437B2 (ja)
KR (1) KR101951957B1 (ja)
CN (1) CN103426918A (ja)
DE (1) DE102012221025B4 (ja)
TW (1) TWI534917B (ja)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI585927B (zh) * 2014-02-21 2017-06-01 新川股份有限公司 半導體裝置的製造方法、半導體裝置以及打線裝置
KR102245825B1 (ko) 2014-09-04 2021-04-30 삼성전자주식회사 반도체 패키지
CN105161477B (zh) * 2015-08-14 2019-10-18 株洲南车时代电气股份有限公司 一种平面型功率模块
JP6651924B2 (ja) * 2016-03-17 2020-02-19 三菱マテリアル株式会社 接合体の製造方法、及び、パワーモジュール用基板の製造方法
US10643967B2 (en) 2016-05-18 2020-05-05 Mitsubishi Electric Corporation Power semiconductor device that includes a copper layer disposed on an electrode and located away from a polyimide layer and method for manufacturing the power semiconductor device

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62265729A (ja) * 1986-05-14 1987-11-18 Hitachi Ltd 半導体装置
JP2541391Y2 (ja) * 1990-12-29 1997-07-16 サンケン電気株式会社 半導体装置
US5244140A (en) * 1991-09-30 1993-09-14 Texas Instruments Incorporated Ultrasonic bonding process beyond 125 khz
JPH06260538A (ja) 1993-03-09 1994-09-16 Mitsubishi Heavy Ind Ltd 半導体装置
JPH08293522A (ja) * 1995-04-24 1996-11-05 Mitsubishi Materials Corp 半導体装置の耐熱電極
US6110816A (en) * 1999-03-05 2000-08-29 Taiwan Semiconductor Manufacturing Company Method for improving bondability for deep-submicron integrated circuit package
US6544880B1 (en) * 1999-06-14 2003-04-08 Micron Technology, Inc. Method of improving copper interconnects of semiconductor devices for bonding
US6365970B1 (en) * 1999-12-10 2002-04-02 Silicon Integrated Systems Corporation Bond pad structure and its method of fabricating
US6737353B2 (en) * 2001-06-19 2004-05-18 Advanced Semiconductor Engineering, Inc. Semiconductor device having bump electrodes
US6866943B2 (en) * 2002-04-30 2005-03-15 Infineon Technologies Ag Bond pad structure comprising tungsten or tungsten compound layer on top of metallization level
DE102006044691B4 (de) * 2006-09-22 2012-06-21 Infineon Technologies Ag Verfahren zum Herstellen einer Anschlussleitstruktur eines Bauelements
US7791198B2 (en) * 2007-02-20 2010-09-07 Nec Electronics Corporation Semiconductor device including a coupling region which includes layers of aluminum and copper alloys
JP5270467B2 (ja) * 2009-06-18 2013-08-21 タツタ電線株式会社 Cuボンディングワイヤ
JP5550369B2 (ja) * 2010-02-03 2014-07-16 新日鉄住金マテリアルズ株式会社 半導体用銅ボンディングワイヤとその接合構造
US20120001336A1 (en) 2010-07-02 2012-01-05 Texas Instruments Incorporated Corrosion-resistant copper-to-aluminum bonds
US9508622B2 (en) * 2011-04-28 2016-11-29 Freescale Semiconductor, Inc. Method for protecting copper wire bonds on aluminum pads of a semiconductor device from corrosion
FR2977383A1 (fr) * 2011-06-30 2013-01-04 St Microelectronics Grenoble 2 Plot de reception d'un fil de cuivre
JP5946286B2 (ja) * 2012-02-17 2016-07-06 新日本無線株式会社 パワー半導体装置及びその製造方法

Also Published As

Publication number Publication date
DE102012221025B4 (de) 2021-10-14
CN103426918A (zh) 2013-12-04
TWI534917B (zh) 2016-05-21
US9245954B2 (en) 2016-01-26
TW201349368A (zh) 2013-12-01
KR20130129066A (ko) 2013-11-27
JP2013243166A (ja) 2013-12-05
US20130306985A1 (en) 2013-11-21
DE102012221025A1 (de) 2013-12-05
KR101951957B1 (ko) 2019-02-25

Similar Documents

Publication Publication Date Title
JP6002437B2 (ja) 半導体装置及びその製造方法
JP2012216786A5 (ja)
CN107615464A (zh) 电力用半导体装置的制造方法以及电力用半导体装置
CN107112316A (zh) 半导体模块
JP6448388B2 (ja) 電力用半導体装置
JP2010171181A (ja) 半導体装置
JP6192561B2 (ja) 電力用半導体装置
US20100123243A1 (en) Flip-chip chip-scale package structure
JP2015090965A (ja) 半導体装置
US10153241B2 (en) Semiconductor device and method of manufacturing the same
JP2012164697A (ja) 電力用パワーモジュール及び電力用半導体装置
WO2017183222A1 (ja) 半導体装置およびその製造方法
JP6777148B2 (ja) 半導体装置
JP5978589B2 (ja) パワー半導体装置の製造方法
US9847279B2 (en) Composite lead frame structure
JP2015144169A (ja) 半導体モジュール
Jaafar et al. Comparison of Au/Al, Cu/Al and Ag/Al in wirebonding assembly and IMC growth behavior
JP2013018003A (ja) 金属接合構造とその製造方法
JP6581886B2 (ja) 半導体装置
JP2008211168A (ja) 半導体装置および半導体モジュール
JP2015144199A (ja) 半導体装置
JP2015037151A (ja) 半導体装置
JP2012074463A (ja) パワーデバイス
JP2016134547A (ja) 半導体装置
JP4679987B2 (ja) 樹脂封止型半導体装置

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20150305

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20151211

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20151215

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160209

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160823

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160905

R150 Certificate of patent or registration of utility model

Ref document number: 6002437

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250